

GigaDevice Semiconductor Inc.

GD32F450xx ARM® Cortex®-M4 32-bit MCU

Datasheet



Table of Contents

List	of Figures	3
List	of Tables	4
1	Introduction	6
2	Device overview	7
2.1	Device information	7
2.2	Block diagram	8
2.3	Pinouts and pin assignment	9
2.4	Memory map	12
2.5	Clock tree	15
2.6	Pin definitions	16
3	Functional description	36
3.1	ARM® Cortex®-M4 core	36
3.2	2 On-chip memory	36
3.3	Clock, reset and supply management	37
3.4	Boot modes	38
3.5	Power saving modes	38
3.6	Analog to digital converter (ADC)	39
3.7	Digital to analog converter (DAC)	39
3.8	3 DMA	40
3.9	General-purpose inputs/outputs (GPIOs)	40
3.1	Timers and PWM generation	41
3.1	11 Real time clock (RTC) and backup registers	42
3.1	12 Inter-integrated circuit (I2C)	42
3.1	Serial peripheral interface (SPI)	43
3.1	Universal synchronous/asynchronous receiver transmitter (USART/UART)	43
3.1	15 Inter-IC sound (I2S)	43
3.1	Universal serial bus on-the-go full-speed (USB OTG FS)	44
3.1	Universal serial bus on-the-go high-speed (USB OTG HS)	44
3.1	8 Controller area network (CAN)	44
3.1	9 Ethernet MAC interface	45
3.2	20 External memory controller (EXMC)	45
3.2	Secure digital input and output card interface (SDIO)	45
3.2	22 TFT LCD interface (TLI)	46
3.2	23 Image processing accelerator (IPA)	46
3.2	24 Digital camera interface (DCI)	46
3.2	25 Debug mode	47
3.2	Package and operation temperature	47
4	Electrical characteristics	48





	4.1	Absolute maximum ratings	48
	4.2	Recommended DC characteristics	48
	4.3	Power consumption	49
	4.4	EMC characteristics	50
	4.5	Power supply supervisor characteristics	51
	4.6	Electrical sensitivity	51
	4.7	External clock characteristics	52
	4.8	Internal clock characteristics	53
	4.9	PLL characteristics	54
	4.10	Memory characteristics	55
	4.11	GPIO characteristics	56
	4.12	ADC characteristics	57
	4.13	DAC characteristics	59
	4.14	SPI characteristics	60
	4.15	I2C characteristics	60
	4.16	USART characteristics	60
5	F	Package information	61
	5.1	LQFP package outline dimensions	61
	5.2	BGA package outline dimensions	63
6	•	Ordering information	64
7	, E	Revision history	65
•	•	· · · · · · · · · · · · · · · · · · ·	



List of Figures

Figure 1. GD32F450xx block diagram	8
Figure 2. GD32F450Ix BGA176 pinouts	
Figure 3. GD32F450Zx LQFP144 pinouts	10
Figure 4. GD32F450Vx LQFP100 pinouts	11
Figure 5. GD32F450xx memory map	12
Figure 6. GD32F450xx clock tree	15
Figure 7. LQFP package outline	61
Figure 8. BGA package outline	



List of Tables

Table 1. GD32F450xx devices features and peripheral list	7
Table 2. GD32F450xx pin definitions	16
Table 3. Port A alternate functions summary	27
Table 4. Port B alternate functions summary	28
Table 5. Port C alternate functions summary	29
Table 6. Port D alternate functions summary	30
Table 7. Port E alternate functions summary	31
Table 8. Port F alternate functions summary	32
Table 9. Port G alternate functions summary	33
Table 10. Port H alternate functions summary	34
Table 11. Port I alternate functions summary	35
Table 12. Absolute maximum ratings	48
Table 13. DC operating conditions	48
Table 14. Power consumption characteristics	49
Table 15. EMS characteristics	50
Table 16. EMI characteristics	50
Table 17. Power supply supervisor characteristics	51
Table 18. ESD characteristics	51
Table 19. Static latch-up characteristics	51
Table 20. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics	52
Table 21. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics	52
Table 22. High speed internal clock (IRC16M) characteristics	53
Table 23. High speed internal clock (IRC48M) characteristics	53
Table 24. Low speed internal clock (IRC32K) characteristics	54
Table 25. PLL characteristics	54
Table 26. PLL spread spectrum clock generation (SSCG) characteristics	54
Table 27. Flash memory characteristics	55
Table 28. I/O port characteristics	56
Table 29. ADC characteristics	57
Table 30. ADC RAIN max for fADC=40MHz	57
Table 31. ADC dynamic accuracy at fADC = 30 MHz	58
Table 32. ADC dynamic accuracy at f _{ADC} = 30 MHz	58
Table 33. ADC dynamic accuracy at fADC = 36 MHz	58
Table 34. ADC dynamic accuracy at fADC = 40 MHz	58
Table 35. ADC static accuracy at f _{ADC} = 15 MHz	58
Table 36. DAC characteristics	59
Table 37. SPI characteristics	60
Table 38. I2C characteristics	60
Table 39. USART characteristics	60
Table 40. LQFP package dimensions	62
Table 41. BGA package dimensions	63





Table 42. Part ordering code for GD32F450xx devices	.64
Table 43. Revision history	.65



1 Introduction

The GD32F450xx device belongs to the stretch performance line of GD32 MCU Family. It is a new 32-bit general-purpose microcontroller based on the ARM® Cortex®-M4 RISC core with best cost-performance ratio in terms of enhanced processing capacity, reduced power consumption and peripheral set. The Cortex®-M4 core features a Floating Point Unit (FPU) that accelerates single precision floating point math operations and supports all ARM® single precision instructions and data types. It implements a full set of DSP instructions to address digital signal control markets that demand an efficient, easy-to-use blend of control and signal processing capabilities. It also provides a Memory Protection Unit (MPU) and powerful trace technology for enhanced application security and advanced debug support.

The GD32F450xx device incorporates the ARM® Cortex®-M4 32-bit processor core operating at 200 MHz frequency with Flash accesses zero wait states to obtain maximum efficiency. It provides up to 3072 KB on-chip Flash memory and 512 KB SRAM memory. An extensive range of enhanced I/Os and peripherals connected to two APB buses. The devices offer up to three 12-bit 2.6M SPS ADCs, two 12-bit DACs, up to eight general-purpose 16-bit timers, two 16-bit PWM advanced-control timers , two 32-bit general-purpose timers, and two 16-bit basic timers, as well as standard and advanced communication interfaces: up to six SPIs, three I2Cs, four USARTs and four UARTs, two I2Ss, two CANs, a SDIO, USB device/host/OTG FS and HS, and an Ethernet MAC. Additional peripherals as Digital camera interface (DCI), EXMC interface with SDRAM extension support, TFT-LCD Interface (TLI) and Image Processing Accelerator (IPA) are included.

The device operates from a 2.6 to 3.6V power supply and available in -40 to +85 °C temperature range. Three power saving modes provide the flexibility for maximum optimization of power consumption, an especially important consideration in low power applications.

The above features make GD32F450xx devices suitable for a wide range of interconnection and advanced applications, especially in areas such as industrial control, consumer and handheld equipment, embedded modules, human machine interface, security and alarm systems, graphic display, automotive navigation, drone, IoT and so on.





2 Device overview

2.1 Device information


Table 1. GD32F450xx devices features and peripheral list

Part Number						-)32F450					
	Part Number	VE	VG	VI	VK	ZE	ZG	ZI	ZK	IG	II	IK
	Code Area (KB)	512	512	256	512	512	512	256	512	512	256	512
Flash	Data Area (KB)	0	512	1792	2560	0	512	1792	2560	512	1792	2560
	Total (KB)	512	1024	2048	3072	512	1024	2048	3072	1024	2048	3072
	SRAM (KB)	256	256	512	256	256	256	512	256	256	512	256
	16-bit GPTM	8	8	8	8	8	8	8	8	8	8	8
	32-bit GPTM	2	2	2	2	2	2	2	2	2	2	2
S	Adv. 16-bit TM	2	2	2	2	2	2	2	2	2	2	2
Timers	Basic TM	2	2	2	2	2	2	2	2	2	2	2
-	SysTick	1	1	1	1	1	1	1	1	1	1	1
	Watchdog	2	2	2	2	2	2	2	2	2	2	2
	RTC	1	1	1	1	1	1	1	1	1	1	1
	USART+UART	4+4	4+4	4+4	4+4	4+4	4+4	4+4	4+4	4+4	4+4	4+4
	I2C	3	3	3	3	3	3	3	3	3	3	3
	SPI/I2S	5/2	5/2	5/2	5/2	6/2	6/2	6/2	6/2	6/2	6/2	6/2
ivity	SDIO	1	1	1	1	1	1	1	1	1	1	1
Connectivity	CAN 2.0B	2	2	2	2	2	2	2	2	2	2	2
Con	USB OTG	FS+HS	FS+HS	FS+HS	FS+HS	FS+HS	FS+HS	FS+HS	FS+HS	FS+HS	FS+HS	FS+HS
	Ethernet MAC	1	1	1	1	1	1	1	1	1	1	1
	TFT-LCD	1	1	1	1	1	1	1	1	1	1	1
	Digital Camera	1	1	1	1	1	1	1	1	1	1	1
	GPIO	82	82	82	82	114	114	114	114	140	140	140
Е	XMC/SDRAM	1/0	1/0	1/0	1/0	1/1	1/1	1/1	1/1	1/1	1/1	1/1
A	DC Unit (CHs)	3(16)	3(16)	3(16)	3(16)	3(24)	3(24)	3(24)	3(24)	3(24)	3(24)	3(24)
	DAC	2	2	2	2	2	2	2	2	2	2	2
	Package		LQFI	2100			LQFI	P144			BGA176	3



2.2 Block diagram

Figure 1. GD32F450xx block diagram





2.3 Pinouts and pin assignment

Figure 2. GD32F450Ix BGA176 pinouts






Figure 3. GD32F450Zx LQFP144 pinouts







Figure 4. GD32F450Vx LQFP100 pinouts





2.4 Memory map

Figure 5. GD32F450xx memory map

Pre-defined Regions	Bus	Address	Peripherals
		0xC000 0000 - 0xDFFF FFFF	EXMC - SDRAM
External		0xA000 1000 - 0xBFFF FFFF	Reserved
Device	AHB	0xA000 0000 - 0xA000 0FFF	EXMC - SWREG
	matrix	0x9000 0000 - 0x9FFF FFFF	EXMC - PC CARD
External		0x7000 0000 - 0x8FFF FFFF	EXMC - NAND
RAM		0x6000 0000 - 0x6FFF FFFF	EXMC - NOR/PSRAM/SRAM
		0x5006 0C00 - 0x5FFF FFFF	Reserved
		0x5006 0800 - 0x5006 0BFF	TRNG
	ALIBO	0x5005 0400 - 0x5006 07FF	Reserved
	AHB2	0x5005 0000 - 0x5005 03FF	DCI
		0x5004 0000 - 0x5004 FFFF	Reserved
		0x5000 0000 - 0x5003 FFFF	USBFS
		0x4008 0000 - 0x4FFF FFFF	Reserved
		0x4004 0000 - 0x4007 FFFF	USBHS
		0x4002 BC00 - 0x4003 FFFF	Reserved
		0x4002 B000 - 0x4002 BBFF	IPA
		0x4002 A000 - 0x4002 AFFF	Reserved
		0x4002 8000 - 0x4002 9FFF	USBHS Reserved IPA Reserved ENET Reserved DMA1 DMA0 Reserved BKPSRAM
		0x4002 6800 - 0x4002 7FFF	Reserved
		0x4002 6400 - 0x4002 67FF	DMA1
		0x4002 6000 - 0x4002 63FF	DMA0
Peripheral		0x4002 5000 - 0x4002 5FFF	Reserved
		0x4002 4000 - 0x4002 4FFF	BKPSRAM
		0x4002 3C00 - 0x4002 3FFF	FMC
	AHB1	0x4002 3800 - 0x4002 3BFF	RCU
		0x4002 3400 - 0x4002 37FF	Reserved
		0x4002 3000 - 0x4002 33FF	CRC
		0x4002 2400 - 0x4002 2FFF	Reserved
		0x4002 2000 - 0x4002 23FF	GPIOI
		0x4002 1C00 - 0x4002 1FFF	GPIOH
		0x4002 1800 - 0x4002 1BFF	GPIOG
		0x4002 1400 - 0x4002 17FF	GPIOF
		0x4002 1000 - 0x4002 13FF	GPIOE
		0x4002 0C00 - 0x4002 0FFF	GPIOD
		0x4002 0800 - 0x4002 0BFF	GPIOC
		0x4002 0400 - 0x4002 07FF	GPIOB
		0x4002 0000 - 0x4002 03FF	GPIOA





Pre-defined			<u> </u>
Regions	Bus	Address	Peripherals
		0x4001 6C00 - 0x4001 FFFF	Reserved
		0x4001 6800 - 0x4001 6BFF	TLI
		0x4001 5800 - 0x4001 67FF	Reserved
		0x4001 5400 - 0x4001 57FF	SPI5
		0x4001 5000 - 0x4001 53FF	SPI4
		0x4001 4C00 - 0x4001 4FFF	Reserved
		0x4001 4800 - 0x4001 4BFF	TIMER10
		0x4001 4400 - 0x4001 47FF	TIMER9
		0x4001 4000 - 0x4001 43FF	TIMER8
		0x4001 3C00 - 0x4001 3FFF	EXTI
	APB2	0x4001 3800 - 0x4001 3BFF	SYSCFG
	AFBZ	0x4001 3400 - 0x4001 37FF	SPI3
		0x4001 3000 - 0x4001 33FF	SPI0
		0x4001 2C00 - 0x4001 2FFF	SDIO
		0x4001 2400 - 0x4001 2BFF	Reserved
		0x4001 2000 - 0x4001 23FF	ADC
		0x4001 1800 - 0x4001 1FFF	Reserved
		0x4001 1400 - 0x4001 17FF	USART5
		0x4001 1000 - 0x4001 13FF	USART0
		0x4001 0800 - 0x4001 0FFF	Reserved
		0x4001 0400 - 0x4001 07FF	TIMER7
		0x4001 0000 - 0x4001 03FF	TIMER0
		0x4000 C800 - 0x4000 FFFF	Reserved
		0x4000 C400 - 0x4000 C7FF	IVREF
		0x4000 8000 - 0x4000 C3FF	Reserved
		0x4000 7C00 - 0x4000 7FFF	UART7
		0x4000 7800 - 0x4000 7BFF	UART6
		0x4000 7400 - 0x4000 77FF	DAC
		0x4000 7000 - 0x4000 73FF	PMU
		0x4000 6C00 - 0x4000 6FFF	СТС
	APB1	0x4000 6800 - 0x4000 6BFF	CAN1
	APDI	0x4000 6400 - 0x4000 67FF	CAN0
		0x4000 6000 - 0x4000 63FF	Reserved
		0x4000 5C00 - 0x4000 5FFF	12C2
		0x4000 5800 - 0x4000 5BFF	I2C1
		0x4000 5400 - 0x4000 57FF	I2C0
		0x4000 5000 - 0x4000 53FF	UART4
		0x4000 4C00 - 0x4000 4FFF	UART3
		0x4000 4800 - 0x4000 4BFF	USART2
		0x4000 4400 - 0x4000 47FF	USART1






Pre-defined	5		D : 1		
Regions	Bus	Address	Peripherals		
		0x4000 4000 - 0x4000 43FF	I2S2_add		
		0x4000 3C00 - 0x4000 3FFF	SPI2/I2S2		
		0x4000 3800 - 0x4000 3BFF	SPI1/I2S1		
		0x4000 3400 - 0x4000 37FF	I2S1_add		
		0x4000 3000 - 0x4000 33FF	FWDGT		
		0x4000 2C00 - 0x4000 2FFF	WWDGT		
		0x4000 2800 - 0x4000 2BFF	RTC		
		0x4000 2400 - 0x4000 27FF	Reserved		
		0x4000 2000 - 0x4000 23FF	TIMER13		
		0x4000 1C00 - 0x4000 1FFF	TIMER12		
		0x4000 1800 - 0x4000 1BFF	TIMER11		
		0x4000 1400 - 0x4000 17FF	TIMER6		
		0x4000 1000 - 0x4000 13FF	TIMER5		
		0x4000 0C00 - 0x4000 0FFF	TIMER4		
		0x4000 0800 - 0x4000 0BFF	TIMER3		
		0x4000 0400 - 0x4000 07FF	TIMER2		
		0x4000 0000 - 0x4000 03FF	TIMER1		
	AHB	0x2007 0000 - 0x3FFF FFFF	Reserved		
		AHB matrix	0x2003 0000 - 0x2006 FFFF	SRAM3(256KB)	
SRAM			0x2002 0000 - 0x2002 FFFF	SRAM2(64KB)	
	manix	0x2001 C000 - 0x2001 FFFF	SRAM1(16KB)		
		0x2000 0000 - 0x2001 BFFF	SRAM0(112KB)		
		0x1FFF C010 - 0x1FFF FFFF	Reserved		
		0x1FFF C000 - 0x1FFF C00F	Option bytes(Bank 0)		
		0x1FFF 7A10 - 0x1FFF BFFF	Reserved		
		0x1FFF 7800 - 0x1FFF 7A0F	OTP(528B)		
		0x1FFF 0000 - 0x1FFF 77FF	Boot loader(30KB)		
	AHB	0x1FFE C010 - 0x1FFE FFFF	Reserved		
Code	matrix	0x1FFE C000 - 0x1FFE C00F	Option bytes(Bank 1)		
	matrix	0x1001 0000 - 0x1FFE BFFF	Reserved		
		0x1000 0000 - 0x1000 FFFF	TCMSRAM(64KB)		
		0x0830 0000 - 0x0FFF FFFF	Reserved		
		0x0800 0000 - 0x082F FFFF	Main Flash(3072KB)		
				0x0000 0000 - 0x07FF FFFF	Aliased to
			the boot device		



2.5 Clock tree

Figure 6. GD32F450xx clock tree



Legend:

HXTAL: High speed crystal oscillator LXTAL: Low speed crystal oscillator IRC16M: Internal 16M RC oscillators IRC48M: Internal 48M RC oscillators IRC32K: Internal 32K RC oscillator



2.6 Pin definitions

Table 2. GD32F450xx pin definitions

Pins						
Pin Name	BGA176	LQFP144	LQFP100	Pin Type ⁽¹⁾	I/O ⁽²⁾ Level	Functions description
PE2	A2	1	1	I/O	5VT	Default: PE2 Alternate: TRACECLK, SPI3_SCK, ETH_MII_TXD3, EXMC_A23, EVENTOUT
PE3	A1	2	2	I/O	5VT	Default: PE3 Alternate:TRACED0, EXMC_A19, EVENTOUT
PE4	B1	3	3	I/O	5VT	Default: PE4 Alternate:TRACED1, SPI3_NSS, EXMC_A20, DCI_D4, TLI_B0, EVENTOUT
PE5	B2	4	4	I/O	5VT	Default: PE5 Alternate:TRACED2, TIMER8_CH0, SPI3_MISO, EXMC_A21, DCI_D6, TLI_G0, EVENTOUT
PE6	ВЗ	5	5	I/O	5VT	Default: PE6 Alternate:TRACED3, TIMER8_CH1, SPI3_MOSI, EXMC_A22, DCI_D7, TLI_G1, EVENTOUT
V _{BAT}	C1	6	6	Р	-	Default: V _{BAT}
PI8	D2	-	-	I/O	5VT	Default: PI8 Alternate: EVENTOUT Additional:RTC_TAMP1, RTC_TAMP0, RTC_TS
PC13- TAMPER- RTC	D1	7	7	I/O	5VT	Default: PC13 Alternate: EVENTOUT Additional: RTC_TAMP0, RTC_OUT, RTC_TS
PC14- OSC32IN	E1	8	8	I/O	5VT	Default: PC14 Alternate: EVENTOUT Additional: OSC32IN
PC15- OSC32OUT	F1	9	9	I/O	5VT	Default: PC15 Alternate: EVENTOUT Additional: OSC32OUT
PI9	D3	-	-	I/O	5VT	Default: PI9 Alternate: CAN0_RX, EXMC_D30, TLI_VSYNC, EVENTOUT
PI10	E3	-	-	I/O	5VT	Default: PI10 Alternate: ETH_MII_RX_ER, EXMC_D31, TLI_HSYNC, EVENTOUT
PI11	E4	-	-	I/O	5VT	Default: PI11 Alternate: USBHS_ULPI_DIR, EVENTOUT
Vss	F2	-	-	Р	-	Default: Vss
V_{DD}	F3	-	-	Р	-	Default: V _{DD}
PF0	E2	10	-	I/O	5VT	Default: PF0 Alternate: I2C1_SDA, EXMC_A0, EVENTOUT, CTC_SYNC
PF1	НЗ	11	-	I/O	5VT	Default: PF1



Pins				OD321 430AA		
Pin Name	BGA176	LQFP144	LQFP100	Pin Type ⁽¹⁾	I/O ⁽²⁾ Level	Functions description
						Alternate: I2C1_SCL, EXMC_A1, EVENTOUT
PF2	H2	12	-	I/O	5VT	Default: PF2 Alternate: I2C1_SMBA, EXMC_A2, EVENTOUT
PF3	J2	13	-	I/O	5VT	Default: PF3 Alternate: EXMC_A3, EVENTOUT, I2C1_TXFRAME Additional: ADC2_IN9
PF4	J3	14	-	I/O	5VT	Default: PF4 Alternate: EXMC_A4, EVENTOUT Additional: ADC2_IN14
PF5	K3	15	-	I/O	5VT	Default: PF5 Alternate: EXMC_A5, EVENTOUT Additional: ADC2_IN15
V _{SS}	G2	16	10	Р	-	Default: V _{SS}
V_{DD}	G3	17	11	Р	-	Default: V _{DD}
PF6	K2	18	-	I/O	5VT	Default: PF6 Alternate:TIMER9_CH0, SPI4_NSS, UART6_RX, EXMC_NIORD, EVENTOUT Additional: ADC2_IN4
PF7	K1	19	-	I/O	5VT	Default: PF7 Alternate:TIMER10_CH0, SPI4_SCK, UART6_TX, EXMC_NREG, EVENTOUT Additional: ADC2_IN5
PF8	L3	20	-	I/O	5VT	Default: PF8 Alternate:SPI4_MISO, TIMER12_CH0, EXMC_NIOWR, EVENTOUT Additional: ADC2_IN6
PF9	L2	21	-	I/O	5VT	Default: PF9 Alternate: SPI4_MOSI, TIMER13_CH0, EXMC_CD, EVENTOUT Additional: ADC2_IN7
PF10	L1	22	-	I/O	5VT	Default: PF10 Alternate: EXMC_INTR, DCI_D11, TLI_DE, EVENTOUT Additional: ADC2_IN8
PH0	G1	23	12	I/O	5VT	Default: PH0, OSCIN Alternate: EVENTOUT Additional: OSCIN
PH1	H1	24	13	I/O	5VT	Default: PH1, OSCOUT Alternate: EVENTOUT Additional: OSCOUT
NRST	J1	25	14	-	-	Default: NRST
PC0	M2	26	15	I/O	5VT	Default: PC0 Alternate: USBHS_ULPI_STP, EXMC_SDNWE, EVENTOUT Additional: ADC012_IN10
PC1	M3	27	16	I/O	5VT	Default: PC1 Alternate:SPI2_MOSI, I2S2_SD, SPI1_MOSI, I2S1_SD, ETH_MDC,



GigaDevice		Pins				GD32F430XX
Pin Name	BGA176	LQFP144	LQFP100	Pin Type ⁽¹⁾	I/O ⁽²⁾ Level	Functions description
						EVENTOUT
						Additional: ADC012_IN11
PC2	M4	28	17	I/O	5VT	Default: PC2 Alternate:SPI1_MISO, I2S1_ADD_SD, USBHS_ULPI_DIR, ETH_MII_TXD2, EXMC_SDNE0, EVENTOUT Additional: ADC012_IN12
PC3	M5	29	18	I/O	5VT	Default: PC3 Alternate:SPI1_MOSI, I2S1_SD, USBHS_ULPI_NXT, ETH_MII_TX_CLK, EXMC_SDCKE0, EVENTOUT Additional: ADC012_IN13
V_{DD}	G3	30	19	Р	-	Default: V _{DD}
V _{SSA}	M1	31	20	Р	-	Default: V _{SSA}
V _{REFN}	N1	-	-	Р	-	Default: V _{REF} -
V _{REFP}	P1	32	21	Р	-	Default: V _{REF+}
V_{DDA}	R1	33	22	Р	-	Default: V _{DDA}
PA0-WKUP	N3	34	23	I/O	5VT	Default: PA0 Alternate:TIMER1_CH0, TIMER1_ETI, TIMER4_CH0, TIMER7_ETI, USART1_CTS, UART3_TX, ETH_MII_CRS, EVENTOUT Additional: ADC012_IN0, WKUP
PA1	N2	35	24	I/O	5VT	Default: PA1 Alternate:TIMER1_CH1, TIMER4_CH1, SPI3_MOSI, USART1_RTS, UART3_RX, ETH_MII_RX_CLK, ETH_RMII_REF_CLK, EVENTOUT Additional: ADC012_IN1
PA2	P2	36	25	I/O	5VT	Default: PA2 Alternate:TIMER1_CH2, TIMER4_CH2, TIMER8_CH0, I2S_CKIN, USART1_TX, ETH_MDIO, EVENTOUT Additional: ADC012_IN2
PH2	F4	-	-	I/O	5VT	Default: PH2 Alternate: ETH_MII_CRS, EXMC_SDCKE0, TLI_R0, EVENTOUT
PH3	G4	-	-	I/O	5VT	Default: PH3 Alternate: ETH_MII_COL, EXMC_SDNE0, TLI_R1, EVENTOUT, I2C1_TXFRAME
PH4	H4	-	-	I/O	5VT	Default: PH4 Alternate: I2C1_SCL, USBHS_ULPI_NXT, EVENTOUT
PH5	J4	-	-	I/O	5VT	Default: PH5 Alternate: I2C1_SDA, SPI4_NSS, EXMC_SDNWE, EVENTOUT
PA3	R2	37	26	I/O	5VT	Default: PA3 Alternate:TIMER1_CH3, TIMER4_CH3, TIMER8_CH1, I2S1_MCK, USART1_RX, USBHS_ULPI_D0, ETH_MII_COL, TLI_B5, EVENTOUT Additional: ADC012_IN3
Vss	-	38	27	Р		Default: Vss
NC	L4	-	-		-	-
		_	_	_	_	



		Pins				
Pin Name	BGA176	LQFP144	LQFP100	Pin Type ⁽¹⁾	I/O ⁽²⁾ Level	Functions description
V_{DD}	K4	39	28	Р	-	Default: V _{DD}
PA4	N4	40	29	I/O	TTa	Default: PA4 Alternate:SPI0_NSS, SPI2_NSS, I2S2_WS, USART1_CK, USBHS_SOF, DCI_HSYNC, TLI_VSYNC, EVENTOUT Additional: ADC01_IN4, DAC_OUT0
PA5	P4	41	30	I/O	TTa	Default: PA5 Alternate:TIMER1_CH0, TIMER1_ETI, TIMER7_CH0_ON, SPI0_SCK, USBHS_ULPI_CK, EVENTOUT Additional: ADC01_IN5, DAC_OUT1
PA6	P3	42	31	I/O	5VT	Default: PA6 Alternate:TIMER0_BRKIN, TIMER2_CH0, TIMER7_BRKIN, SPI0_MISO, I2S1_MCK, TIMER12_CH0, SDIO_CMD, DCI_PIXCLK, TLI_G2, EVENTOUT Additional: ADC01_IN6
PA7	R3	43	32	I/O	5VT	Default: PA7 Alternate:TIMER0_CH0_ON, TIMER2_CH1, TIMER7_CH0_ON, SPI0_MOSI, TIMER13_CH0, ETH_MII_RX_DV, ETH_RMII_CRS_DV, EXMC_SDNWE, EVENTOUT Additional: ADC01_IN7
PC4	N5	44	33	I/O	5VT	Default: PC4 Alternate: ETH_MII_RXD0, ETH_RMII_RXD0, EXMC_SDNE0, EVENTOUT Additional: ADC01_IN14
PC5	P5	45	34	I/O	5VT	Default: PC5 Alternate:USART2_RX, ETH_MII_RXD1, ETH_RMII_RXD1, EXMC_SDCKE0, EVENTOUT Additional: ADC01_IN15
PB0	R5	46	35	I/O		Default: PB0 Alternate:TIMER0_CH1_ON, TIMER2_CH2, TIMER7_CH1_ON, SPI4_SCK, SPI2_MOSI, I2S2_SD, TLI_R3, USBHS_ULPI_D1, ETH_MII_RXD2, SDIO_D1, EVENTOUT Additional: ADC01_IN8, IREF
PB1	R4	47	36	I/O	5VT	Default: PB1 Alternate:TIMER0_CH2_ON, TIMER2_CH3, TIMER7_CH2_ON, SPI4_NSS, TLI_R6, USBHS_ULPI_D2, ETH_MII_RXD3, SDIO_D2, EVENTOUT Additional: ADC01_IN9
PB2	M6	48	37	I/O	5VT	Default: PB2, BOOT1 Alternate:TIMER1_CH3, SPI2_MOSI, I2S2_SD, USBHS_ULPI_D4, SDIO_CK, EVENTOUT
PF11	R6	49	-	I/O	5VT	Default: PF11 Alternate: SPI4_MOSI, EXMC_SDNRAS, DCI_D12, EVENTOUT
PF12	P6	50	-	I/O	5VT	Default: PF12



		Pins		_		_							
Pin Name	BGA176	LQFP144	LQFP100	Pin Type ⁽¹⁾	I/O ⁽²⁾ Level	Functions description							
						Alternate: EXMC_A6, EVENTOUT							
Vss	M8	51	-	Р	-	Default: Vss							
V_{DD}	N8	52	-	Р	-	Default: V _{DD}							
PF13	N6	53	-	I/O	5VT	Default: PF13 Alternate: EXMC_A7, EVENTOUT							
PF14	R7	54	-	I/O	5VT	Default: PF14 Alternate: EXMC_A8, EVENTOUT							
PF15	P7	55	-	I/O	5VT	Default: PF15 Alternate: EXMC_A9, EVENTOUT							
PG0	N7	56	-	I/O	5VT	Default: PG0 Alternate: EXMC_A10, EVENTOUT							
PG1	M7	57	-	I/O	5VT	Default: PG1 Alternate: EXMC_A11, EVENTOUT							
PE7	R8	58	38	I/O	5VT	Default: PE7 Alternate: TIMER0_ETI, UART6_RX, EXMC_D4, EVENTOUT							
PE8	P8	59	39	I/O	5VT	Default: PE8 Alternate: TIMER0_CH0_ON, UART6_TX, EXMC_D5, EVENTOUT							
PE9	P9	60	40	I/O	5VT	Default: PE9 Alternate: TIMER0_CH0, EXMC_D6, EVENTOUT							
Vss	M9	61	-	Р	-	Default: V _{SS}							
V_{DD}	N9	62	-	Р	-	Default: V _{DD}							
PE10	R9	63	41	I/O	5VT	Default: PE10 Alternate: TIMER0_CH1_ON, EXMC_D7, EVENTOUT							
PE11	P10	64	42	I/O	5VT	Default: PE11 Alternate:TIMER0_CH1, SPI3_NSS, SPI4_NSS, EXMC_D8, TLI_G3, EVENTOUT							
PE12	R10	65	43	I/O	5VT	Default: PE12 Alternate:TIMER0_CH2_ON, SPI3_SCK, SPI4_SCK, EXMC_D9, TLI_B4, EVENTOUT							
PE13	N11	66	44	I/O	5VT	Default: PE13 Alternate:TIMER0_CH2, SPI3_MISO, SPI4_MISO, EXMC_D10, TLI_DE, EVENTOUT							
PE14	P11	67	45	I/O	5VT	Default: PE14 Alternate:TIMER0_CH3, SPI3_MOSI, SPI4_MOSI, EXMC_D11, TLI_PIXCLK, EVENTOUT							
PE15	R11	68	46	I/O	5VT	Default: PE15 Alternate: TIMER0_BRKIN, EXMC_D12, TLI_R7, EVENTOUT							
PB10	R12	69	47	I/O	5VT	Default: PB10 Alternate:TIMER1_CH2, I2C1_SCL, SPI1_SCK, I2S1_CK, I2S2_MCK, USART2_TX, USBHS_ULPI_D3, ETH_MII_RX_ER, SDIO_D7, TLI_G4, EVENTOUT							
PB11	R13	70	48	I/O	5VT	Default: PB11 Alternate:TIMER1_CH3, I2C1_SDA, I2S_CKIN, USART2_RX,							



		Pins				
Pin Name	BGA176	LQFP144	LQFP100	Pin Type ⁽¹⁾	I/O ⁽²⁾ Level	Functions description
						USBHS_ULPI_D4, ETH_MII_TX_EN, ETH_RMII_TX_EN, TLI_G5, EVENTOUT
NC	M10	71	49	Р	-	Default: Vcore
V _{DD}	N10	72	50	Р	-	Default: V _{DD}
PH6	M11	1	-	I/O	5VT	Default: PH6 Alternate:I2C1_SMBA, SPI4_SCK, TIMER11_CH0, ETH_MII_RXD2, EXMC_SDNE1, DCI_D8, EVENTOUT
PH7	N12	1	-	I/O	5VT	Default: PH7 Alternate:I2C2_SCL, SPI4_MISO, ETH_MII_RXD3, EXMC_SDCKE1, DCI_D9, EVENTOUT
PH8	M12	1	-	I/O	5VT	Default: PH8 Alternate: I2C2_SDA, EXMC_D16, DCI_HSYNC, TLI_R2, EVENTOUT
PH9	M13	-	-	I/O	5VT	Default: PH9 Alternate:I2C2_SMBA, TIMER11_CH1, EXMC_D17, DCI_D0, TLI_R3, EVENTOUT
PH10	L13	-	-	I/O	5VT	Default: PH10 Alternate:TIMER4_CH0, EXMC_D18, DCI_D1, TLI_R4, EVENTOUT, I2C2_TXFRAME
PH11	L12	ı	-	I/O	5VT	Default: PH11 Alternate: TIMER4_CH1, EXMC_D19, DCI_D2, TLI_R5, EVENTOUT
PH12	K12	-	-	I/O	5VT	Default: PH12 Alternate: TIMER4_CH2, EXMC_D20, DCI_D3, TLI_R6, EVENTOUT
Vss	H12	-	-	Р	-	Default: Vss
V _{DD}	J12	-	-	Р	-	Default: V _{DD}
PB12	P12	73	51	I/O	5VT	Default: PB12 Alternate:TIMER0_BRKIN, I2C1_SMBA, SPI1_NSS, I2S1_WS, SPI3_NSS, USART2_CK, CAN1_RX, USBHS_ULPI_D5, ETH_MII_TXD0, ETH_RMII_TXD0, USBHS_ID, EVENTOUT
PB13	P13	74	52	I/O	5VT	Default: PB13 Alternate:TIMER0_CH0_ON, SPI1_SCK, I2S1_CK, SPI3_SCK, USART2_CTS, CAN1_TX, USBHS_ULPI_D6, ETH_MII_TXD1, ETH_RMII_TXD1, EVENTOUT, I2C1_TXFRAME Additional: USBHS_VBUS
PB14	R14	75	53	I/O	5VT	Default: PB14 Alternate:TIMER0_CH1_ON, TIMER7_CH1_ON, SPI1_MISO, I2S1_ADD_SD, USART2_RTS, TIMER11_CH0, USBHS_DM, EVENTOUT
PB15	R15	76	54	I/O	5VT	Default: PB15 Alternate: RTC_REFIN, TIMER0_CH2_ON, TIMER7_CH2_ON, SPI1_MOSI, I2S1_SD, TIMER11_CH1, USBHS_DP, EVENTOUT
PD8	P15	77	55	I/O	5VT	Default: PD8 Alternate: USART2_TX, EXMC_D13, EVENTOUT
PD9	P14	78	56	I/O	5VT	Default: PD9



		Pins				
Pin Name	BGA176	LQFP144	LQFP100	Pin Type ⁽¹⁾	I/O ⁽²⁾ Level	Functions description
						Alternate: USART2_RX, EXMC_D14, EVENTOUT
PD10	N15	79	57	I/O	5VT	Default: PD10 Alternate: USART2_CK, EXMC_D15, TLI_B3, EVENTOUT
PD11	N14	80	58	I/O	5VT	Default: PD11 Alternate: USART2_CTS, EXMC_A16, EVENTOUT
PD12	N13	81	59	I/O	5VT	Default: PD12 Alternate: TIMER3_CH0, USART2_RTS, EXMC_A17, EVENTOUT
PD13	M15	82	60	I/O	5VT	Default: PD13 Alternate: TIMER3_CH1, EXMC_A18, EVENTOUT
Vss	-	83	-	Р	-	Default: V _{SS}
V _{DD}	J13	84	-	Р	-	Default: V _{DD}
PD14	M14	85	61	I/O	5VT	Default: PD14 Alternate: TIMER3_CH2, EXMC_D0, EVENTOUT
PD15	L14	86	62	I/O	5VT	Default: PD15 Alternate: TIMER3_CH3, EXMC_D1, EVENTOUT, CTC_SYNC
PG2	L15	87	-	I/O	5VT	Default: PG2 Alternate:EXMC_A12, EVENTOUT
PG3	K15	88	-	I/O	5VT	Default: PG3 Alternate: EXMC_A13, EVENTOUT
PG4	K14	89	-	I/O	5VT	Default: PG4 Alternate: EXMC_A14, EVENTOUT
PG5	K13	90	-	I/O	5VT	Default: PG5 Alternate: EXMC_A15, EVENTOUT
PG6	J15	91	-	I/O	5VT	Default: PG6 Alternate: EXMC_INT1, DCI_D12, TLI_R7, EVENTOUT
PG7	J14	92	-	I/O	5VT	Default: PG7 Alternate: USART5_CK, EXMC_INT2, DCI_D13, TLI_PIXCLK, EVENTOUT
PG8	H14	93	-	I/O	5VT	Default: PG8 Alternate:SPI5_NSS, USART5_RTS, ETH_PPS_OUT, EXMC_SDCLK, EVENTOUT
Vss	G12	94	-	Р	-	Default: V _{SS}
V _{DD}	H13	95	-	Р	-	Default: V _{DD}
PC6	H15	96	63	I/O	5VT	Default: PC6 Alternate:TIMER2_CH0, TIMER7_CH0, I2S1_MCK, USART5_TX, SDIO_D6, DCI_D0, TLI_HSYNC, EVENTOUT
PC7	G15	97	64	I/O	5VT	Default: PC7 Alternate:TIMER2_CH1, TIMER7_CH1, SPI1_SCK, I2S1_CK, I2S2_MCK, USART5_RX, SDIO_D7, DCI_D1, TLI_G6, EVENTOUT
PC8	G14	98	65	I/O	5VT	Default: PC8 Alternate:TRACED0, TIMER2_CH2, TIMER7_CH2, USART5_CK, SDIO_D0, DCI_D2, EVENTOUT
PC9	F14	99	66	I/O	5VT	Default: PC9



		Pins			_						
Pin Name	BGA176	LQFP144	LQFP100	Pin Type ⁽¹⁾	I/O ⁽²⁾ Level	Functions description					
						Alternate:CK_OUT1, TIMER2_CH3, TIMER7_CH3, I2C2_SDA,					
						I2S_CKIN, SDIO_D1, DCI_D3, EVENTOUT					
PA8	F15	100	67	I/O	5VT	Default: PA8 Alternate: CK_OUT0, TIMER0_CH0, I2C2_SCL, USART0_CK, USBFS_SOF, SDIO_D1, TLI_R6, EVENTOUT, CTC_SYNC					
PA9	E15	101	68	I/O	5VT	Default: PA9 Alternate:TIMER0_CH1, I2C2_SMBA, SPI1_SCK, I2S1_CK, USART0_TX, SDIO_D2, DCI_D0, EVENTOUT Additional: USBFS_VBUS					
PA10	D15	102	69	I/O	5VT	Default: PA10 Alternate:TIMER0_CH2, SPI4_MOSI, USART0_RX, USBFS_ID, DCI_D1, EVENTOUT, I2C2_TXFRAME					
PA11	C15	103	70	I/O	5VT	Default: PA11 Alternate:TIMER0_CH3, SPI3_MISO, USART0_CTS, USART5_TX, CAN0_RX, USBFS_DM, TLI_R4, EVENTOUT					
PA12	B15	104	71	I/O	5VT	Default: PA12 Alternate:TIMER0_ETI, SPI4_MISO, USART0_RTS, USART5_RX, CAN0_TX, USBFS_DP, TLI_R5, EVENTOUT					
PA13	A15	105	72	I/O	5VT	Default: JTMS, SWDIO, PA13 Alternate: EVENTOUT					
NC	F13	106	73	-	-	-					
Vss	F12	107	74	Р	-	Default: Vss					
V_{DD}	G13	108	75	Р	-	Default: V _{DD}					
PH13	E12	-	-	I/O	5VT	Default: PH13 Alternate: TIMER7_CH0_ON, CAN0_TX, EXMC_D21, TLI_G2, EVENTOUT					
PH14	E13	-	'	I/O	5VT	Default: PH14 Alternate: TIMER7_CH1_ON, EXMC_D22, DCI_D4, TLI_G3, EVENTOUT					
PH15	D13	-	1	I/O	5VT	Default: PH15 Alternate: TIMER7_CH2_ON, EXMC_D23, DCI_D11,TLI_G4, EVENTOUT					
PI0	E14		-	I/O	5VT	Default: PI0 Alternate:TIMER4_CH3, SPI1_NSS, I2S1_WS, EXMC_D24, DCI_D13, TLI_G5, EVENTOUT					
PI1	D14	-	-	I/O	5VT	Default: PI1 Alternate:SPI1_SCK, I2S1_CK, EXMC_D25, DCI_D8, TLI_G6, EVENTOUT					
PI2	C14	-	-	I/O	5VT	Default: PI2 Alternate:TIMER7_CH3, SPI1_MISO, I2S1_ADD_SD, EXMC_D26, DCI_D9, TLI_G7, EVENTOUT					
						Default: PI3 Alternate:TIMER7_ETI, SPI1_MOSI, I2S1_SD, EXMC_D27, DCI_D10, EVENTOUT					



GigaDevice		Pins				GD32F430XX
Pin Name	BGA176	LQFP144	LQFP100	Pin Type ⁽¹⁾	I/O ⁽²⁾ Level	Functions description
Vss	D9	-	-	Р	-	Default: V _{SS}
V_{DD}	C9	-	-	Р	-	Default: V _{DD}
PA14	A14	109	76	I/O	5VT	Default: JTCK, SWCLK, PA14 Alternate: EVENTOUT
PA15	A13	110	77	I/O	5VT	Default: JTDI, PA15 Alternate:TIMER1_CH0, TIMER1_ETI, SPI0_NSS, SPI2_NSS, I2S2_WS, USART0_TX, EVENTOUT
PC10	B14	111	78	I/O	5VT	Default: PC10 Alternate:SPI2_SCK, I2S2_CK, USART2_TX, UART3_TX, SDIO_D2, DCI_D8, TLI_R2, EVENTOUT
PC11	B13	112	79	I/O	5VT	Default: PC11 Alternate:I2S2_ADD_SD, SPI2_MISO, USART2_RX, UART3_RX, SDIO_D3, DCI_D4, EVENTOUT
PC12	A12	113	80	I/O	5VT	Default: PC12 Alternate:I2C1_SDA, SPI2_MOSI, I2S2_SD, USART2_CK, UART4_TX, SDIO_CK, DCI_D9, EVENTOUT
PD0	B12	114	81	I/O	5VT	Default: PD0 Alternate:SPI3_MISO, SPI2_MOSI, I2S2_SD, CAN0_RX, EXMC_D2, EVENTOUT
PD1	C12	115	82	I/O	5VT	Default: PD1 Alternate: SPI1_NSS, I2S1_WS, CAN0_TX, EXMC_D3, EVENTOUT
PD2	D12	116	83	I/O	5VT	Default: PD2 Alternate: TIMER2_ETI, UART4_RX, SDIO_CMD, DCI_D11, EVENTOUT
PD3	D11	117	84	I/O	5VT	Default: PD3 Alternate:TRACED1, SPI1_SCK, I2S1_CK, USART1_CTS, EXMC_CLK, DCI_D5, TLI_G7, EVENTOUT
PD4	D10	118	85	I/O	5VT	Default: PD4 Alternate: USART1_RTS, EXMC_NOE, EVENTOUT
PD5	C11	119	86	I/O	5VT	Default: PD5 Alternate: USART1_TX, EXMC_NWE, EVENTOUT
Vss	D8	120	-	Р	-	Default: V _{SS}
V _{DD}	C8	121	-	Р	-	Default: V _{DD}
PD6	B11	122	87	I/O	5VT	Default: PD6 Alternate:SPI2_MOSI, I2S2_SD, USART1_RX, EXMC_NWAIT, DCI_D10, TLI_B2, EVENTOUT
PD7	A11	123	88	I/O	5VT	Default: PD7 Alternate: USART1_CK, EXMC_NE0, EXMC_NCE1, EVENTOUT
PG9	C10	124	-	I/O	5VT	Default: PG9 Alternate:USART5_RX, EXMC_NE1, EXMC_NCE2, DCI_VSYNC, EVENTOUT
PG10	B10	125	-	I/O	5VT	Default: PG10 Alternate:SPI5_IO2, TLI_G3, EXMC_NCE3_0, EXMC_NE2, DCI_D2, TLI_B2, EVENTOUT



		Pins		_		_						
Pin Name	BGA176	LQFP144	LQFP100	Pin Type ⁽¹⁾	I/O ⁽²⁾ Level	Functions description						
PG11	В9	126	-	I/O	5VT	Default: PG11 Alternate:SPI5_IO3, SPI3_SCK, ETH_MII_TX_EN, ETH_RMII_TX_EN, EXMC_NCE3_1, DCI_D3, TLI_B3, EVENTOUT						
PG12	В8	127	-	I/O	5VT	Default: PG12 Alternate:SPI5_MISO, SPI3_MISO, USART5_RTS, TLI_B4, EXMC_NE3, TLI_B1, EVENTOUT						
PG13	A8	128	-	I/O	5VT	Default: PG13 Alternate:TRACED2, SPI5_SCK, SPI3_MOSI, USART5_CTS, ETH_MII_TXD0, ETH_RMII_TXD0, EXMC_A24, EVENTOUT						
PG14	A7	129	-	I/O	5VT	Default: PG14 Alternate:TRACED3, SPI5_MOSI, SPI3_NSS, USART5_TX, ETH_MII_TXD1, ETH_RMII_TXD1, EXMC_A25, EVENTOUT						
Vss	D7	130	-	Р	-	Default: Vss						
V_{DD}	C7	131	-	Р	-	Default: V _{DD}						
PG15	В7	132	-	I/O	5VT	Default: PG15 Alternate: USART5_CTS, EXMC_SDNCAS, DCI_D13, EVENTOUT						
PB3	A10	133	89	I/O	5VT	Default: JTDO, PB3 Alternate: TRACESWO, TIMER1_CH1, SPI0_SCK, SPI2_SCK, I2S2_CK, USART0_RX, I2C1_SDA, EVENTOUT						
PB4	A9	134	90	I/O	5VT	Default: JNTRST, PB4 Alternate:TIMER2_CH0, SPI0_MISO, SPI2_MISO, I2S2_ADD_SD, I2C2_SDA, SDIO_D0, EVENTOUT, I2C0_TXFRAME						
PB5	A6	135	91	I/O	5VT	Default: PB5 Alternate:TIMER2_CH1, I2C0_SMBA, SPI0_MOSI, SPI2_MOSI, I2S2_SD, CAN1_RX, USBHS_ULPI_D7, ETH_PPS_OUT, EXMC_SDCKE1, DCI_D10, EVENTOUT						
PB6	В6	136	92	I/O	5VT	Default: PB6 Alternate:TIMER3_CH0, I2C0_SCL, USART0_TX, CAN1_TX, EXMC_SDNE1, DCI_D5, EVENTOUT						
PB7	B5	137	93	I/O	5VT	Default: PB7 Alternate:TIMER3_CH1, I2C0_SDA, USART0_RX, EXMC_NL, DCI_VSYNC, EVENTOUT						
воото	D6	138	94	I/O	5VT	Default: BOOT0						
PB8	A5	139	95	I/O	5VT	Default: PB8 Alternate:TIMER1_CH0, TIMER1_ETI, TIMER3_CH2, TIMER9_CH0, I2C0_SCL, SPI4_MOSI, CAN0_RX, ETH_MII_TXD3, SDIO_D4, DCI_D6, TLI_B6, EVENTOUT						
PB9	B4	140	96	I/O	5VT	Default: PB9 Alternate:TIMER1_CH1, TIMER3_CH3, TIMER10_CH0, I2C0_SDA, SPI1_NSS, I2S1_WS, CAN0_TX, SDIO_D5, DCI_D7, TLI_B7, EVENTOUT						
PE0	A4	141	97	I/O	5VT	Default: PE0 Alternate: TIMER3_ETI, UART7_RX, EXMC_NBL0, DCI_D2, EVENTOUT						



		Pins		1)	_							
Pin Name	BGA176	LQFP144	LQFP100	Pin Type ⁽¹⁾	I/O ⁽²⁾ Level	Functions description						
PE1	А3	142	98	I/O	5VT	Default: PE1 Alternate: TIMER0_CH1_ON, UART7_TX, EXMC_NBL1, DCI_D3, EVENTOUT						
Vss	D5	-	99	Р	-	Default: Vss						
PDR_ON	C6	143	-	Р	-	Default: PDR_ON						
V _{DD}	C5	144	100	Р	-	Default: V _{DD}						
PI4	D4	-	1	I/O	5VT	Default: PI4 Alternate: TIMER7_BRKIN, EXMC_NBL2, DCI_D5, TLI_B4, EVENTOUT						
PI5	C4	-	1	I/O	5VT	Default: PI5 Alternate: TIMER7_CH0, EXMC_NBL3, DCI_VSYNC, TLI_B5, EVENTOUT						
PI6	C3	I/O 5VT Default: PI6 Alternate: TIMER7_CH1, EXMC_D28, DCI_D6, TLI_B6, EVENTO		Default: PI6 Alternate: TIMER7_CH1, EXMC_D28, DCI_D6, TLI_B6, EVENTOUT								
PI7 C2 I/			I/O	5VT	Default: PI7 Alternate: TIMER7_CH2, EXMC_D29, DCI_D7, TLI_B7, EVENTOUT							

Notes:

- 1. Type: I = input, O = output, P = power.
- 2. I/O Level: 5VT = 5 V tolerant.



Table 3. Port A alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PA0		TIMER1_CH0 /TIMER1_ETI	_	TIMER7_E TI				USART1_ CTS	UART3_T			ETH_MII_C RS				EVENTOUT
		/TIMERI_ETI	CHU	11				CIS	Х			ETH_MII_R				
			TIMER4			SPI3_M		USART1	UART3_R			X CLK/ETH				
PA1		TIMER1_CH1	CH1			OSI		RTS	X			_RMII_REF				EVENTOUT
			0			00.			,			_CLK				
PA2		TIMER1_CH2	TIMER4_	TIMER8_C		I2S_CKI		USART1_								EVENTOUT
PAZ		TIMER I_CH2	CH2	H0		N		TX				ETH_MDIO				EVENTOUT
PA3		TIMER1_CH3	TIMER4_	TIMER8_C		12S1_M		USART1_			USBHS_U	ETH_MII_C			TII B5	EVENTOUT
FAS		TIMERT_CHS	CH3	H1		CK		RX			LPI_D0	OL				LVLINIOOI
PA4							SPI2_NSS/I2						USBHS_	DCI_HSY	TLI_VS	EVENTOUT
						SS	S2_WS	CK					SOF	NC	YNC	
PA5		TIMER1_CH0		TIMER7_C		SPI0_S					USBHS_U					EVENTOUT
		/TIMER1_ETI		H0_ON		CK				TIMEDAG	LPI_CK		0010 0	DOL DIVO		
PA6		TIMER0_BR KIN	CH0	TIMER7_B RKIN		SPI0_MI SO	I2S1_MCK			TIMER12_ CH0			MD	DCI_PIXC LK	TLI_G2	EVENTOUT
		KIIN	СПО	KKIIN		30				СПО		ETH_MII_R	IVID	LN		
		TIMER0_CH0	TIMER2	TIMER7_C		SPI0_M				TIMER13_		X_DV/ETH_	EXMC S			
PA7		ON	CH1	HO ON		OSI				CH0		RMII_CRS_	DNWE			EVENTOUT
			0			00.				0.10		DV				
	CK_OUT	TIMEDO OUO			1000 001			USART0_		CTC_SYN	USBFS_S		SDIO_D		T. I. D.O.	EVENTOUT
PA8	0	TIMER0_CH0			I2C2_SCL			CK		C	OF		1		TLI_R6	EVENTOUT
					I2C2_SMB	SPI1_S		USART0_					SDIO_D			
PA9		TIMER0_CH1			A	CK/1251		TX					2	DCI_D0		EVENTOUT
						_CK										
PA10		TIMER0 CH2			I2C2_TXF		SPI4_MOSI	USART0_			USBFS ID			DCI D1		EVENTOUT
					RAME			RX			_					
PA11		TIMER0_CH3					SPI3_MISO	USARTO_	USART5_	CAN0_RX	USBFS_D				TLI_R4	EVENTOUT
								CTS USART0_	TX USART5_		M USBFS_D					
PA12		TIMER0_ETI					SPI4_MISO	RTS	RX	CAN0_TX	P P				TLI_R5	EVENTOUT
	JTMS/S							KIS	NA.		Г					
PA13	WDIO															EVENTOUT
	JTCK/S															
PA14	WCLK															EVENTOUT
DA45		TIMER1_CH0				SPI0_N	SPI2_NSS/I2	USART0_								EVENTO: IT
PA15	JTDI	/TIMER1_ETI				SS	S2_WS	TX								EVENTOUT



Table 4. Port B alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PB0		TIMER0_C H1_ON	TIMER2_C H2	TIMER7_C H1_ON			SPI4_SCK	SPI2_MOSI /I2S2_SD		TLI_R3	USBHS_U LPI_D1	ETH_MII_R XD2	SDIO_D 1			EVENTOUT
PB1		TIMER0_C H2_ON	TIMER2_C H3	TIMER7_C H2_ON			SPI4_NSS			TLI_R6	USBHS_U LPI_D2	ETH_MII_R XD3	SDIO_D 2			EVENTOUT
PB2		TIMER1_C H3						SPI2_MOSI /I2S2_SD			USBHS_U LPI_D4		SDIO_C K			EVENTOUT
PB3	JTDO/TRA CESWO	TIMER1_C H1				SPI0_SCK	SPI2_SCK /I2S2_CK	USART0_R X		I2C1_SDA						EVENTOUT
PB4	JNTRST		TIMER2_C H0		I2C0_TXF RAME	SPI0_MIS O		I2S2_ADD_ SD		I2C2_SDA			SDIO_D 0			EVENTOUT
PB5			TIMER2_C H1		I2C0_SMB A	SPI0_MO SI	SPI2_MO SI/I2S2_S D			CAN1_RX	USBHS_U LPI_D7	ETH_PPS_ OUT	EXMC_S DCKE1	DCI_D10		EVENTOUT
PB6			TIMER3_C H0		I2C0_SCL			USART0_T X		CAN1_TX			EXMC_S DNE1	DCI_D5		EVENTOUT
PB7			TIMER3_C H1		I2C0_SDA			USART0_R X					EXMC_N L	DCI_VSY NC		EVENTOUT
PB8		TIMER1_C H0/TIMER 1_ETI		TIMER9_C H0	I2C0_SCL		SPI4_MO SI			CAN0_RX		ETH_MII_T XD3	SDIO_D 4	DCI_D6	TLI_B6	EVENTOUT
PB9			TIMER3_C H3	TIMER10_ CH0	I2C0_SDA	SPI1_NSS /I2S1_WS				CAN0_TX			SDIO_D 5	DCI_D7	TLI_B7	EVENTOUT
PB10		TIMER1_C H2			I2C1_SCL	SPI1_SCK /I2S1_CK	I2S2_MCK	USART2_T X			USBHS_U LPI_D3	ETH_MII_R X_ER	SDIO_D 7		TLI_G4	EVENTOUT
PB11		TIMER1_C H3			I2C1_SDA	I2S_CKIN		USART2_R X			USBHS_U LPI_D4	ETH_MII_T X_EN/ETH_ RMII_TX_E N			TLI_G5	EVENTOUT
PB12		TIMER0_B RKIN			I2C1_SMB A	SPI1_NSS /I2S1_WS	SPI3_NSS	USART2_C K		CAN1_RX	USBHS_U LPI_D5	ETH_MII_T XD0/ETH_R MII_TXD0	USBHS_ ID			EVENTOUT
PB13		TIMER0_C H0_ON				SPI1_SCK /I2S1_CK		USART2_C TS		CAN1_TX	USBHS_U LPI_D6	ETH_MII_T XD1/ETH_R MII_TXD1				EVENTOUT
PB14		TIMER0_C H1_ON		TIMER7_C H1_ON		SPI1_MIS O	I2S1_ADD _SD	USART2_R TS		TIMER11_ CH0			USBHS_ DM			EVENTOUT
PB15	RTC_REFI N			TIMER7_C H2_ON		SPI1_MO SI/I2S1_S D	_			TIMER11_ CH1			USBHS_ DP			EVENTOUT



Table 5. Port C alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PC0											USBHS_U LPI_STP		EXMC_SD NWE			EVENTOUT
PC1						SPI2_MO SI/I2S2_S D		SPI1_MOSI /I2S1_SD				ETH_MDC				EVENTOUT
PC2						0	I2S1_ADD _SD				USBHS_U LPI_DIR	ETH_MII_ TXD2	EXMC_SD NE0			EVENTOUT
PC3						SPI1_MO SI/I2S1_S D					USBHS_U LPI_NXT	ETH_MII_ TX_CLK	EXMC_SD CKE0			EVENTOUT
PC4												ETH_MII_ RXD0/ETH _RMII_RX D0	EXMC_SD NE0			EVENTOUT
PC5								USART2_R X				ETH_MII_ RXD1/ETH _RMII_RX D1	EXMC_SD CKE0			EVENTOUT
PC6			TIMER2_C H0	TIMER7_C H0		I2S1_MCK			USART5_TX				SDIO_D6	DCI_D0	TLI_HS YNC	EVENTOUT
PC7			H1	TIMER7_C H1		SPI1_SCK /I2S1_CK	I2S2_MCK		USART5_RX				SDIO_D7	DCI_D1	TLI_G6	EVENTOUT
PC8	TRACED0		H2	TIMER7_C H2					USART5_CK				SDIO_D0	DCI_D2		EVENTOUT
PC9	CK_OUT1		TIMER2_C H3	TIMER7_C H3	I2C2_SDA	I2S_CKIN							SDIO_D1	DCI_D3		EVENTOUT
PC10							SPI2_SCK /I2S2_CK	USART2_T X	UART3_TX				SDIO_D2	DCI_D8	TLI_R2	EVENTOUT
PC11						I2S2_ADD _SD	SPI2_MIS O	USART2_R X	UART3_RX				SDIO_D3	DCI_D4		EVENTOUT
PC12					I2C1_SDA		SPI2_MO SI/I2S2_S D	USART2_C K	UART4_TX				SDIO_CK	DCI_D9		EVENTOUT
PC13																EVENTOUT
PC14																EVENTOUT
PC15																EVENTOUT
				1	1			1	l .		1		1			



Table 6. Port D alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PD0						SPI3_MISO	SPI2_MOS I/I2S2_SD			CAN0_R X			EXMC_D2			EVENTOUT
PD1								SPI1_NSS /I2S1_WS		CAN0_T X			EXMC_D3			EVENTOUT
PD2			TIMER2_ETI						UART4_RX				SDIO_CMD	DCI_D11		EVENTOUT
PD3	TRACED1					SPI1_SCK/ I2S1_CK		USART1_ CTS					EXMC_CLK	DCI_D5	TLI_G7	EVENTOUT
PD4								USART1_ RTS					EXMC_NOE			EVENTOUT
PD5								USART1_ TX					EXMC_NWE			EVENTOUT
PD6						SPI2_MOSI /I2S2_SD		USART1_ RX					EXMC_NWAI T	DCI_D10	TLI_B2	EVENTOUT
PD7								USART1_ CK					EXMC_NE0/ EXMC_NCE1			EVENTOUT
PD8								USART2_ TX					EXMC_D13			EVENTOUT
PD9								USART2_ RX					EXMC_D14			EVENTOUT
PD10								USART2_ CK					EXMC_D15		TLI_B3	EVENTOUT
PD11								USART2_ CTS					EXMC_A16			EVENTOUT
PD12			TIMER3_CH0					USART2_ RTS					EXMC_A17			EVENTOUT
PD13			TIMER3_CH1										EXMC_A18			EVENTOUT
PD14			TIMER3_CH2										EXMC_D0			EVENTOUT
PD15	CTC_SYN C		TIMER3_CH3										EXMC_D1			EVENTOUT



Table 7. Port E alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PE0			TIMER 3_ETI						UART7_RX				EXMC_NBL0	DCI_D2		EVENTOUT
PE1		TIMER0_CH1 _ON							UART7_TX				EXMC_NBL1	DCI_D3		EVENTOUT
PE2	TRACECLK					SPI3_SCK						ETH_MII _TXD3	EXMC_A23			EVENTOUT
PE3	TRACED0												EXMC_A19			EVENTOUT
PE4	TRACED1					SPI3_NSS							EXMC_A20	DCI_D4	TLI_B0	EVENTOUT
PE5	TRACED2			TIMER8_CH0		SPI3_MISO							EXMC_A21	DCI_D6	TLI_G0	EVENTOUT
PE6	TRACED3			TIMER8_CH1		SPI3_MOSI							EXMC_A22	DCI_D7	TLI_G1	EVENTOUT
PE7		TIMER0_ETI							UART6_RX				EXMC_D4			EVENTOUT
PE8		TIMER0_CH0 _ON							UART6_TX				EXMC_D5			EVENTOUT
PE9		TIMER0_CH0											EXMC_D6			EVENTOUT
PE10		TIMER0_CH1 _ON											EXMC_D7			EVENTOUT
PE11		TIMER0_CH1				SPI3_NSS	SPI4_NSS						EXMC_D8		TLI_G3	EVENTOUT
PE12		TIMER0_CH2 _ON				SPI3_SCK	SPI4_SCK						EXMC_D9		TLI_B4	EVENTOUT
PE13		TIMER0_CH2				SPI3_MISO	SPI4_MISO						EXMC_D10		TLI_DE	EVENTOUT
PE14		TIMER0_CH3				SPI3_MOSI	SPI4_MOSI						EXMC_D11		TLI_PIXCLK	EVENTOUT
PE15		TIMER0_BR KIN											EXMC_D12		TLI_R7	EVENTOUT



Table 8. Port F alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PF0	CTC_SYN C				I2C1_SDA								EXMC_A0			EVENTOUT
PF1					I2C1_SCL								EXMC_A1			EVENTOUT
PF2					I2C1_SMB A								EXMC_A2			EVENTOUT
PF3					I2C1_TXF RAME								EXMC_A3			EVENTOUT
PF4													EXMC_A4			EVENTOUT
PF5													EXMC_A5			EVENTOUT
PF6				TIMER9_C H0		SPI4_NSS			UART6_R X				EXMC_NIORD			EVENTOUT
PF7				TIMER10_ CH0		SPI4_SCK			UART6_T X				EXMC_NREG			EVENTOUT
PF8						SPI4_MISO				TIMER12_ CH0			EXMC_NIOWR			EVENTOUT
PF9						SPI4_MOSI				TIMER13_ CH0			EXMC_CD			EVENTOUT
PF10													EXMC_INTR	DCI_D11	TLI_DE	EVENTOUT
PF11						SPI4_MOSI							EXMC_SDNRAS	DCI_D12		EVENTOUT
PF12													EXMC_A6			EVENTOUT
PF13													EXMC_A7			EVENTOUT
PF14													EXMC_A8			EVENTOUT
PF15													EXMC_A9			EVENTOUT



Table 9. Port G alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PG0													EXMC_A1 0			EVENTOUT
PG1													EXMC_A1 1			EVENTOUT
PG2													EXMC_A1 2			EVENTOUT
PG3													EXMC_A1			EVENTOUT
PG4													EXMC_A1 4			EVENTOUT
PG5													EXMC_A1 5			EVENTOUT
PG6													EXMC_IN T1	DCI_D12	TLI_R7	EVENTOUT
PG7									USART5_ CK				EXMC_IN T2	DCI_D13	TLI_PIX CLK	EVENTOUT
PG8						SPI5_NSS			USART5_ RTS			ETH_PPS _OUT	EXMC_SD CLK			EVENTOUT
PG9									USART5_ RX				EXMC_NE 1/EXMC_ NCE2	DCI_VSY NC		EVENTOUT
PG10						SPI5_IO2				TLI_G3			EXMC_NC E3_0/EXM C_NE2	DCI_D2	TLI_B2	EVENTOUT
PG11						SPI5_IO3	SPI3_SCK					ETH_MII_ TX_EN/ET H_RMII_T X_EN	EXMC_NC	DCI_D3	TLI_B3	EVENTOUT
PG12						SPI5_MISO	SPI3_MIS O		USART5_ RTS	TLI_B4			EXMC_NE 3		TLI_B1	EVENTOUT
PG13	TRACED2					SPI5_SCK	SPI3_MO SI		USART5_ CTS			ETH_MII_ TXD0/ETH _RMII_TX D0	EXMC_A2			EVENTOUT
PG14	TRACED3					SPI5_MOSI	SPI3_NSS		USART5_ TX			ETH_MII_	EXMC_A2 5			EVENTOUT
PG15									USART5_ CTS				EXMC_SD NCAS	DCI_D13		EVENTOUT



Table 10. Port H alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PH0																EVENTOUT
PH1																EVENTOUT
PH2												ETH_MII_ CRS	EXMC_SDC KE0		TLI_R0	EVENTOUT
PH3					I2C1_TXFRA ME							ETH_MII_ COL	EXMC_SDN E0		TLI_R1	EVENTOUT
PH4					I2C1_SCL						USBHS_U LPI_NXT					EVENTOUT
PH5					I2C1_SDA	SPI4_NSS							EXMC_SDN WE			EVENTOUT
PH6					I2C1_SMBA	SPI4_SCK				TIMER11_CH0		ETH_MII_ RXD2	EXMC_SDN E1	DCI_D8		EVENTOUT
PH7					I2C2_SCL	SPI4_MISO						ETH_MII_ RXD3	EXMC_SDC KE1	DCI_D9		EVENTOUT
PH8					I2C2_SDA								EXMC_D16	DCI_HS YNC	TLI_R2	EVENTOUT
PH9					I2C2_SMBA					TIMER11_CH1			EXMC_D17	DCI_D0	TLI_R3	EVENTOUT
PH10			TIMER4_CH0		I2C2_TXFRA ME								EXMC_D18	DCI_D1	TLI_R4	EVENTOUT
PH11			TIMER4_CH1										EXMC_D19	DCI_D2	TLI_R5	EVENTOUT
PH12			TIMER4_CH2										EXMC_D20	DCI_D3	TLI_R6	EVENTOUT
PH13				TIMER7_C H0_ON						CAN0_TX			EXMC_D21		TLI_G2	EVENTOUT
PH14				TIMER7_C H1_ON									EXMC_D22	DCI_D4	TLI_G3	EVENTOUT
PH15				TIMER7_C H2_ON									EXMC_D23	DCI_D1 1	TLI_G4	EVENTOUT



Table 11. Port I alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PI0			TIMER4_C H3			SPI1_NSS /I2S1_WS							EXMC_D24	DCI_D13	TLI_G5	EVENTOUT
PI1						SPI1_SCK /I2S1_CK							EXMC_D25	DCI_D8	TLI_G6	EVENTOUT
Pl2				TIMER7_C H3		SPI1_MIS O	I2S1_ADD _SD						EXMC_D26	DCI_D9	TLI_G7	EVENTOUT
PI3				TIMER7_E TI		SPI1_MO SI/I2S1_S D							EXMC_D27	DCI_D10		EVENTOUT
PI4				TIMER7_B RKIN									EXMC_NB L2	DCI_D5	TLI_B4	EVENTOUT
PI5				TIMER7_C H0									EXMC_NB L3	DCI_VSY NC	TLI_B5	EVENTOUT
PI6				TIMER7_C H1									EXMC_D28	DCI_D6	TLI_B6	EVENTOUT
PI7				TIMER7_C H2									EXMC_D29	DCI_D7	TLI_B7	EVENTOUT
PI8																EVENTOUT
PI9										CAN0_RX			EXMC_D30		TLI_VS YNC	EVENTOUT
PI10												ETH_MII_ RX_ER	EXMC_D31		TLI_HS YNC	EVENTOUT
PI11											USBHS_U LPI_DIR					EVENTOUT



3 Functional description

3.1 ARM® Cortex®-M4 core

The ARM® Cortex®-M4 processor is a high performance embedded processor with DSP instructions which allow efficient signal processing and complex algorithm execution. It brings an efficient, easy-to-use blend of control and signal processing capabilities to meet the digital signal control markets demand. The processor is highly configurable enabling a wide range of implementations from those requiring floating point operations, memory protection and powerful trace technology to cost sensitive devices requiring minimal area, while delivering outstanding computational performance and an advanced system response to interrupts.

32-bit ARM® Cortex®-M4 processor core

- Up to 200 MHz operation frequency
- Single-cycle multiplication and hardware divider
- Floating Point Unit (FPU)
- Integrated DSP instructions
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M4 processor is based on the ARMv7-M architecture and supports both Thumb and Thumb-2 instruction sets. Some system peripherals listed below are also provided by Cortex®-M4:

- Internal Bus Matrix connected with ICode bus, DCode bus, system bus, Private Peripheral Bus (PPB) and debug accesses (AHB-AP)
- Nested Vectored Interrupt Controller (NVIC)
- Flash Patch and Breakpoint (FPB)
- Data Watchpoint and Trace (DWT)
- Instrument Trace Macrocell (ITM)
- Memory Protection Unit (MPU)
- Serial Wire JTAG Debug Port (SWJ-DP)
- Trace Port Interface Unit (TPIU)

3.2 On-chip memory

- Up to 3072 Kbytes of Flash memory, including code Flash and data Flash
- 512B of OTP (one-time programmable) memory
- 256 KB to 512 KB of SRAM

The ARM® Cortex®-M4 processor is structured in Harvard architecture which can use separate buses to fetch instructions and load/store data. 3072 Kbytes of inner Flash at most, which includes code Flash and data Flash is available for storing programs and data, and



accessed (R/W) at CPU clock speed with zero wait states. Up to 512 Kbytes of inner SRAM is composed of SRAM0 (112KB), SRAM1 (16KB), and SRAM2 (64KB) and SRAM3 (256KB) that can be accessed at same time, and including 64 KB of TCM (tightly-coupled memory) data RAM that can be accessed only by the data bus of the Cortex®-M4 core. The additional 4KB of backup SRAM (BKP SRAM) is implemented in the backup domain, which can keep its content even when the V_{DD} power supply is down. The Figure of GD32F450xx memory map shows the memory map of the GD32F450xx series of devices, including Flash, SRAM, peripheral, and other pre-defined regions.

3.3 Clock, reset and supply management

- Internal 16 MHz factory-trimmed RC and external 4 to 32 MHz crystal oscillator
- Internal 48 MHz RC oscillator
- Internal 32 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator
- Integrated system clock PLL
- 2.6 to 3.6 V application supply and I/Os
- Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage detector (LVD)

The Clock Control Unit (CCU) provides a range of oscillator and clock functions. These include internal RC oscillator and external crystal oscillator, high speed and low speed two types. Several prescalers allow the frequency configuration of the AHB and two APB domains. The maximum frequency of the two AHB domains are 200 MHz. The maximum frequency of the two APB domains including APB1 is 50 MHz and APB2 is 100 MHz. See Figure 6 for details on the clock tree.

The Reset Control Unit (RCU) controls three kinds of reset: system reset resets the processor core and peripheral IP components. Power-on reset (POR) and power-down reset (PDR) are always active, and ensures proper operation starting from 2.4 V and down to 1.8V. The device remains in reset mode when V_{DD} is below a specified threshold. The embedded low voltage detector (LVD) monitors the power supply, compares it to the voltage threshold and generates an interrupt as a warning message for leading the MCU into security.

Power supply schemes:

- V_{DD} range: 2.6 to 3.6 V, external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} range: 2.6 to 3.6 V, external analog power supplies for ADC, reset blocks, RCs and PLL. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS}, respectively.
- V_{BAT} range: 1.8 to 3.6 V, power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.



3.4 Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from main Flash memory (default)
- Boot from system memory
- Boot from on-chip SRAM

The boot loader is located in the internal 30KB of information blocks for the boot ROM memory (system memory). It is used to reprogram the Flash memory by using USART0, USART2, and USB Device FS in device mode. It also can be used to transfer and update the Flash memory code, the data and the vector table sections. In default condition, boot from bank 0 of Flash memory is selected. It also supports to boot from bank 1 of Flash memory by setting a bit in option bytes.

3.5 Power saving modes

The MCU supports three kinds of power saving modes to achieve even lower power consumption. They are Sleep mode, Deep-sleep mode, and Standby mode. These operating modes reduce the power consumption and allow the application to achieve the best balance between the CPU operating time, speed and power consumption.

■ Sleep mode

In sleep mode, only the clock of CPU core is off. All peripherals continue to operate and any interrupt/event can wake up the system.

■ Deep-sleep mode

In Deep-sleep mode, all clocks in the 1.2V domain are off, and all of the high speed crystal oscillator (IRC16M, HXTAL) and PLL are disabled. Only the contents of SRAM and registers are retained. Any interrupt or wakeup event from EXTI lines can wake up the system from the Deep-sleep mode including the 23 external lines, the RTC alarm, the LVD output, and USB wakeup. When exiting the Deep-sleep mode, the IRC16M is selected as the system clock.

Standby mode

In Standby mode, the whole 1.2V domain is power off, the LDO is shut down, and all of IRC16M, HXTAL and PLL are disabled. The contents of SRAM and registers (except Backup Registers) are lost. There are four wakeup sources for the Standby mode, including the external reset from NRST pin, the RTC, the FWDG reset, and the rising edge on WKUP pin.



3.6 Analog to digital converter (ADC)

- 12-bit SAR ADC's conversion rate is up to 2.6MSPS
- 12-bit, 10-bit, 8-bit or 6-bit configurable resolution
- Hardware oversampling ratio adjustable from 2 to 256x improves resolution to 16-bit
- Input voltage range: V_{SSA} to V_{DDA} (2.6 to 3.6 V)
- Temperature sensor

Up to three 12-bit 2.6MSPS multi-channel ADCs are integrated in the device. It has a total of 19 multiplexed channels: 16 external channels, 1 channel for internal temperature sensor (V_{SENSE}), 1 channel for internal reference voltage (V_{REFINT}) and 1 channel for external battery power supply (V_{BAT}). The input voltage range is between 2.6 V and 3.6 V. An on-chip hardware oversampling scheme improves performance while off-loading the related computational burden from the CPU. An analog watchdog block can be used to detect the channels, which are required to remain within a specific threshold window. A configurable channel management block can be used to perform conversions in single, continuous, scan or discontinuous mode to support more advanced use.

The ADC can be triggered from the events generated by the general-purpose level 0 timers (TMx) and the advanced-control timers (TM0 and TM7) with internal connection. The temperature sensor can be used to generate a voltage that varies linearly with temperature. It is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage in a digital value.

3.7 Digital to analog converter (DAC)

- Two 12-bit DAC converter of independent output channel
- 8-bit or 12-bit mode in conjunction with the DMA controller

The 12-bit buffered DAC channel is used to generate variable analog outputs. The DACs are designed with integrated resistor strings structure. The DAC channels can be triggered by the timer update outputs or EXTI with DMA support. The maximum output value of the DAC is $V_{\text{REF+}}$.



3.8 DMA

- 16 channels DMA controller and each channel are configurable (8 for DMA0 and 8 for DMA1)
- Support independent 8, 16, 32-bit memory and peripheral transfer
- Peripherals supported: Timers, ADC, SPIs, I2Cs, USARTs, DAC, I2S, SDIO and DCI

The flexible general-purpose DMA controllers provide a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby freeing up bandwidth for other system functions. Three types of access method are supported: peripheral to memory, memory to peripheral, memory to memory

Each channel is connected to fixed hardware DMA requests. The priorities of DMA channel requests are determined by software configuration and hardware channel number. Transfer size of source and destination are independent and configurable.

3.9 General-purpose inputs/outputs (GPIOs)

- Up to 140 fast GPIOs, all mappable on 16 external interrupt vectors (EXTI)
- Analog input/output configurable
- Alternate function input/output configurable

There are up to 140 general purpose I/O pins (GPIO) in GD32F450xx, named PA0 ~ PA15, PB0 ~ PB15, PC0 ~ PC15, PD0 ~ PD15, PE0 ~ PE15, PF0 ~ PF15, PG0 ~ PG15, PH0 ~ PH15 and PI0 ~ PI11 to implement logic input/output functions. Each of the GPIO ports has related control and configuration registers to satisfy the requirements of specific applications. The external interrupts on the GPIO pins of the device have related control and configuration registers in the External Interrupt Control Unit (EXTI). The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility on the package pins. Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current capable except for analog inputs.



3.10 Timers and PWM generation

- Two 16-bit advanced-control timer (TM0 & TM7), eight 16-bit general-purpose timers (TM2, TM3, TM8 ~ TM13), two 32-bit general-purpose timers (TM1 & TM4) and two 16-bit basic timer (TM5 & TM6)
- Up to 4 independent channels of PWM, output compare or input capture for each generalpurpose timer (GPTM) and external trigger input
- 16-bit, motor control PWM advanced-control timer with programmable dead-time generation for output match
- Encoder interface controller with two inputs using quadrature decoder
- 24-bit SysTick timer down counter
- 2 watchdog timers (Free watchdog and window watchdog)

The advanced-control timer (TM0 & TM7) can be used as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable dead-time generation. It can also be used as a complete general-purpose timer. The 4 independent channels can be used for input capture, output compare, PWM generation (edge- or center-aligned counting modes) and single pulse mode output. If configured as a general-purpose 16-bit timer, it has the same functions as the TMx timer. It can be synchronized with external signals or to interconnect with other GPTMs together which have the same architecture and features.

The general-purpose timer (GPTM), can be used for a variety of purposes including general time, input signal pulse width measurement or output waveform generation such as a single pulse generation or PWM output, up to 4 independent channels for input capture/output compare. TM1 & TM4 is based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. TM2 & TM3 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. TM9 ~ TM13 is based on a 16-bit auto-reload upcounter and a 16-bit prescaler. The GPTM also supports an encoder interface with two inputs using quadrature decoder.

The basic timer, known as TM5 & TM6, are mainly used for DAC trigger generation. They can also be used as a simple 16-bit time base.

The GD32F450xx have two watchdog peripherals, free watchdog and window watchdog. They offer a combination of high safety level, flexibility of use and timing accuracy.

The free watchdog timer includes a 12-bit down-counting counter and a 8-bit prescaler, It is clocked from an independent 32 kHz internal RC and as it operates independently of the main clock, it can operate in deep sleep and standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management.

The window watchdog is based on a 7-bit down counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.



The SysTick timer is dedicated for OS, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Auto reload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

3.11 Real time clock (RTC) and backup registers

- Independent binary-coded decimal (BCD) format timer/counter with twenty 32-bit backup registers.
- Calendar with subsecond, seconds, minutes, hours, week day, date, year and month automatically correction
- Alarm function with wake up from deep-sleep and standby mode capability
- On-the-fly correction for synchronization with master clock. Digital calibration with 1 ppm resolution for compensation of quartz crystal inaccuracy.

The real time clock is an independent timer which provides a set of continuously running counters in backup registers to provide a real calendar function, and provides an alarm interrupt or an expected interrupt. It is not reset by a system or power reset, or when the device wakes up from standby mode. A prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 kHz from external crystal oscillator.

3.12 Inter-integrated circuit (I2C)

- Up to three I2C bus interfaces can support both master and slave mode with a frequency up to 400 kHz (Fast mode)
- Provide arbitration function, optional PEC (packet error checking) generation and checking
- Supports 7-bit and 10-bit addressing mode and general call addressing mode

The I2C interface is an internal circuit allowing communication with an external I2C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line (SDA) and a serial clock line (SCL). The I2C module provides two data transfer rates: 100 kHz of standard mode or 400 kHz of the fast mode. The I2C module also has an arbitration detect function to prevent the situation where more than one master attempts to transmit data to the I2C bus at the same time. A CRC-8 calculator is also provided in I2C interface to perform packet error checking for I2C data.



3.13 Serial peripheral interface (SPI)

- Up to six SPI interfaces with a frequency of up to 30 MHz
- Support both master and slave mode
- Hardware CRC calculation and transmit automatic CRC error checking
- Quad wire configuration available in master mode (only in SPI5)

The SPI interface uses 4 pins, among which are the serial data input and output lines (MISO & MOSI), the clock line (SCK) and the slave select line (NSS). Both SPIs can be served by the DMA controller. The SPI interface may be used for a variety of purposes, including simplex synchronous transfers on two lines with a possible bidirectional data line or reliable communication using CRC checking. Quad-SPI master mode is also supported in SPI5 (SPI5 is not available in GD32F450Vx series).

3.14 Universal synchronous/asynchronous receiver transmitter (USART/UART)

- Up to four USARTs and four UARTs with operating frequency up to 9 MHz
- Supports both asynchronous and clocked synchronous serial communication modes
- IrDA SIR encoder and decoder support
- LIN break generation and detection
- ISO 7816-3 compliant smart card interface

The USART (USART0, USART1, USART2, USART5) and UART (UART3, UART4, UART6, UART7) are used to translate data between parallel and serial interfaces, provides a flexible full duplex data exchange using synchronous or asynchronous transfer. It is also commonly used for RS-232 standard communication. The USART/UART includes a programmable baud rate generator which is capable of dividing the system clock to produce a dedicated clock for the USART/UART transmitter and receiver. The USART/UART also supports DMA function for high speed data communication.

3.15 Inter-IC sound (I2S)

- Two I2S bus Interfaces with sampling frequency from 8 kHz to 192 kHz, multiplexed with SPI1 and SPI2
- Support either master or slave mode Audio
- Sampling frequencies from 8 kHz up to 192 kHz are supported.

The Inter-IC sound (I2S) bus provides a standard communication interface for digital audio applications by 4-wire serial lines. GD32F450xx contain an I2S-bus interface that can be operated with 16/32 bit resolution in master or slave mode, pin multiplexed with SPI1 and SPI2. The audio sampling frequencies from 8 kHz to 192 kHz is supported.



3.16 Universal serial bus on-the-go full-speed (USB OTG FS)

- One USB device/host/OTG full-speed Interface with frequency up to 12 Mbit/s
- Internal 48 MHz oscillator support crystal-less operation
- Internal main PLL for USB CLK compliantly
- Internal USB OTG FS PHY support

The Universal Serial Bus (USB) is a 4-wire bus with 4 bidirectional endpoints. The device controller enables 12 Mbit/s data exchange with integrated transceivers. Transaction formatting is performed by the hardware, including CRC generation and checking. It supports both host and device modes, as well as OTG mode with Host Negotiation Protocol (HNP) and Session Request Protocol (SRP). The controller contains a full-speed USB PHY internal. For full-speed or low-speed operation, no more external PHY chip is needed. It supports all the four types of transfer (control, bulk, Interrupt and isochronous) defined in USB 2.0 protocol. The required precise 48 MHz clock which can be generated from the internal main PLL (the clock source must use an HXTAL crystal oscillator) or by the internal 48 MHz oscillator in automatic trimming mode that allows crystal-less operation.

3.17 Universal serial bus on-the-go high-speed (USB OTG HS)

- One USB device/host/OTG high-speed Interface with frequency up to 480 Mbit/s
- An external PHY device connected to the ULPI is required when using in HS mode

USB OTG HS supports both host and device modes, as well as OTG mode with Host Negotiation Protocol (HNP) and Session Request Protocol (SRP). The controller provides ULPI interface for external USB PHY integration and it also contains a full-speed USB PHY internal. For full-speed or low-speed operation, no more external PHY chip is needed. It supports all the four types of transfer (control, bulk, Interrupt and isochronous) defined in USB 2.0 protocol. HUB connection is supported when USB HS operates at high-speed in host mode. There is also a DMA engine operating as an AHB bus master in USBHS to speed up the data transfer between USB HS and system.

3.18 Controller area network (CAN)

- Two CAN2.0B interface with communication frequency up to 1 Mbit/s
- Internal main PLL for CAN CLK compliantly

Controller area network (CAN) is a method for enabling serial communication in field bus. The CAN protocol has been used extensively in industrial automation and automotive applications. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. Each CAN has three mailboxes for transmission and two FIFOs of three message deep for reception. It also provides 28 scalable/configurable identifier filter banks for selecting the incoming messages needed and discarding the others.



3.19 Ethernet MAC interface

- IEEE 802.3 compliant media access controller (MAC) for Ethernet LAN
- 10/100 Mbit/s rates with dedicated DMA controller and SRAM
- Support hardware precision time protocol (PTP) with conformity to IEEE 1588

The Ethernet media access controller (MAC) conforms to IEEE 802.3 specifications and fully supports IEEE 1588 standards. The embedded MAC provides the interface to the required external network physical interface (PHY) for LAN bus connection via an internal media independent interface (MII) or a reduced media independent interface (RMII). The number of MII signals provided up to 16 with 25 MHz output and RMII up to 7 with 50 MHz output. The function of 32-bit CRC checking is also available.

3.20 External memory controller (EXMC)

- Supported external memory: SRAM, PSRAM, ROM and NOR-Flash, NAND Flash and CF card, SDRAM with up to 32-bit data bus
- Provide ECC calculating hardware module for NAND Flash memory block
- Two SDRAM banks with independent configuration, up to 13-bits Row Address, 11-bits Column Address, 2-bits internal banks address
- SDRAM Memory size: 4x16Mx32bit (256 MB), 4x16Mx16bit (128 MB), 4x16Mx8bit (64 MB)

External memory controller (EXMC) is an abbreviation of external memory controller. It is divided in to several sub-banks for external device support, each sub-bank has its own chip selection signal but at one time, only one bank can be accessed. The EXMC supports code execution from external memory except NAND Flash and CF card. The EXMC also can be configured to interface with the most common LCD module of Motorola 6800 and Intel 8080 series and reduce the system cost and complexity.

The EXMC of GD32F450xx in LQFP144 & BGA176 package also supports synchronous dynamic random access memory (SDRAM). It translates AHB transactions into the appropriate SDRAM protocol, and meanwhile, makes sure the access time requirements of the external SDRAM devices are satisfied.

3.21 Secure digital input and output card interface (SDIO)

■ Support SD2.0/SDIO2.0/MMC4.2 host interface

The Secure Digital Input and Output Card Interface (SDIO) provides access to external SD memory cards specifications version 2.0, SDIO card specification version 2.0 and multi-media card system specification version 4.2 with DMA supported. In addition, this interface is also compliant with CE-ATA digital protocol rev1.1.



3.22 TFT LCD interface (TLI)

- 24-bit RGB Parallel Pixel Output; 8 bits-per-pixel (RGB888)
- Supports up to XVGA (1024x768) resolution
- 2 display layers with dedicated FIFO (64x32-bit)

The TFT LCD interface provides a parallel digital RGB (Red, Green and Blue) and signals for horizontal, vertical synchronization, Pixel Clock and Data Enable as output to interface directly to a variety of LCD (Liquid Crystal Display) and TFT (Thin Film Transistor) panels. A built-in DMA engine continuously move data from system memory to TLI and then, output to an external LCD display. Two separate layers are supported in TLI, as well as layer window and blending function.

3.23 Image processing accelerator (IPA)

- Copy one source image to the destination image
- Convert one source image to the destination image with specific pixel format
- Convert and blend two source images to the destination image with specific pixel format
- Fill up the destination image with a specific color

The Image processing accelerator (IPA) provides a configurable and flexible image format conversion from one or two source image to the destination image. Eleven pixel formats from 4-bit up to 32-bit per pixel independently for the two source images and five pixel formats from 16-bit up to 32-bit per pixel for the destination image are supported. Two 256*32 bits Look-Up Tables (LUT) separately for the two source images are implemented for the indirect pixel formats.

3.24 Digital camera interface (DCI)

- Digital video/picture capture
- 8/10/12/14 data width supported
- High transfer efficiency with DMA interface
- Video/picture crop supported
- Various pixel formats supported including JPEG/YCrCb/RGB
- Hard/embedded synchronous signals supported

DCI is an 8-bit to 14-bit parallel interface that able to capture video or picture from a camera via Digital Camera Interface. It supports 8/10/12/14 bits data width through DMA operation.



3.25 Debug mode

■ Serial wire JTAG debug port (SWJ-DP)

The ARM® SWJ-DP Interface is embedded and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

3.26 Package and operation temperature

- BGA176 (GD32F450Ix), LQFP144 (GD32F450Zx) and LQFP100 (GD32F450Vx)
- Operation temperature range: -40°C to +85°C (industrial level)



4 Electrical characteristics

4.1 Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 12. Absolute maximum ratings

Symbol	Parameter	Min	Max	Unit
V _{DD}	External voltage range	Vss - 0.3	V _{SS} + 3.6	V
V _{DDA}	External analog supply voltage	V _{SSA} - 0.3	V _{SSA} + 3.6	V
V _{BAT}	External battery supply voltage	Vss - 0.3	V _{SS} + 3.6	V
V _{IN}	Input voltage on 5V tolerant pin	Vss - 0.3	V _{DD} + 4.0	V
VIN	Input voltage on other I/O	Vss - 0.3	4.0	V
lio	Maximum current for GPIO pins	_	25	mA
TA	Operating temperature range	-40	+85	°C
Tstg	Storage temperature range	-55	+150	°C
TJ	Maximum junction temperature	_	125	°C

4.2 Recommended DC characteristics

Table 13. DC operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DD}	Supply voltage		2.6	3.3	3.6	V
V _{DDA}	Analog supply voltage	Same as V _{DD}	2.6	3.3	3.6	V
V _{BAT}	Battery supply voltage	_	1.8	_	3.6	V



4.3 Power consumption

The power measurements specified in the tables represent that code with data executing from on-chip Flash with the following specifications.

Table 14. Power consumption characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		V _{DD} =V _{DDA} =3.3V, HXTAL=25MHz, System	_	99.2		mA
		clock=200MHz, All peripherals enabled		33.2		1117 \
		V _{DD} =V _{DDA} =3.3V, HXTAL =25MHz, System	_	60.1	_	mA
	Supply current	clock =200MHz, All peripherals disabled		00.1		11171
	(Run mode)	V _{DD} =V _{DDA} =3.3V, HXTAL =25MHz, System		56.3		mA
		clock =108MHz, All peripherals enabled		00.0		, \
		V _{DD} =V _{DDA} =3.3V, HXTAL =25MHz, System	_	35.2		mΑ
		Clock =108MHz, All peripherals disabled		00.2		, \
		V _{DD} =V _{DDA} =3.3V, HXTAL =25MHz, CPU				
		clock off, System clock=200MHz, All	_	67.9	_	mΑ
	Supply current	peripherals enabled				
	(Sleep mode)	V _{DD} =V _{DDA} =3.3V, HXTAL =25MHz, CPU			- r - r - r - r - r	
I_{DD}		clock off, System clock=200MHz, All	_	30	_	mA
100		peripherals disabled				
		V _{DD} =V _{DDA} =3.3V, Regulator in run mode,				
	Supply current	IRC32K on, RTC on, All GPIOs analog	_	1.57	_	mA
	(Deep-Sleep	mode				
	mode)	V _{DD} =V _{DDA} =3.3V, Regulator in low power				
	mode)	mode, IRC32K on, RTC on, All GPIOs	_	1.55	_	mA
		analog mode				
		V _{DD} =V _{DDA} =3.3V, LXTAL off, IRC32K on,	_	5.36		πΔ
		RTC on		0.00		μΛ
	Supply current	V_{DD} = V_{DDA} =3.3V, LXTAL off, IRC32K on,	_	5.03		пΔ
	(Standby mode)	RTC off		0.00		μπ
		V _{DD} =V _{DDA} =3.3V, LXTAL off, IRC32K off,	_	4.45		mA mA mA
		RTC off		1.10		μπ
		V _{DD} not available, V _{BAT} =3.6 V, LXTAL on				
		with external crystal, RTC on, Higher	_	2.03	_	μΑ
		driving				
		V _{DD} not available, V _{BAT} =3.3 V, LXTAL on				
	D	with external crystal, RTC on, Higher	_	1.73	_	μΑ
Іват	Battery supply	driving				
	current	V _{DD} not available, V _{BAT} =2.6 V, LXTAL on				
		with external crystal, RTC on, Higher	_	1.43	_	μΑ
		driving				
		V _{DD} not available, V _{BAT} =3.6 V, LXTAL on		4 40		
	i	1	_	1.43	ı —	ΙПΑ



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		V _{DD} not available, V _{BAT} =3.3 V, LXTAL on		1.15		
		with external crystal, RTC on, Lower driving	_	1.15	_	μΑ
		V _{DD} not available, V _{BAT} =2.6 V, LXTAL on		0.00		
		with external crystal, RTC on, Lower driving	— 0.83		_	μΑ

4.4 EMC characteristics

EMS (electromagnetic susceptibility) includes ESD (Electrostatic discharge, positive and negative) and FTB (Burst of Fast Transient voltage, positive and negative) testing result is given in the following table, based on the EMS levels and classes compliant with IEC 61000 series standard.

Table 15. EMS characteristics

Symbol	Parameter	Conditions	Level/Class
V	Voltage applied to all device pins to	VDD = 3.3 V, TA = +25 °C	3B
V _{ESD}	induce a functional disturbance	conforms to IEC 61000-4-2	3D
	Fast transient voltage burst applied to	VDD = 3.3 V, TA = +25 °C	
V _{FTB}	induce a functional disturbance through	conforms to IEC 61000-4-4	4A
	100 pF on V _{DD} and V _{SS} pins	COMOMIS to IEC 61000-4-4	

EMI (Electromagnetic Interference) emission testing result is given in the following table, compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Table 16. EMI characteristics

Symbol	Parameter	Conditions	Tested	Cond	ditions	Unit
			frequency band	24M	48M	
		/DD = 5.0 V,	0.1 to 2 MHz	<0	<0	
		TA = +25 °C,	2 to 30 MHz	-3.9	-2.8	
	Peak level	compliant with IEC	30 to 130 MHz	-7.2	-8	dBμV
	61967-2	130 MHz to 1GHz	-7	-7		



4.5 Power supply supervisor characteristics

Table 17. Power supply supervisor characteristics

	1171					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{POR}	Power on reset threshold		2.30	2.40	2.48	٧
V _{PDR}	Power down reset threshold	_	1.72	1.80	1.88	٧
V _H YST	PDR hysteresis		_	0.6	_	٧
T _{RSTTEMP}	Reset temporization		_	2	_	ms

4.6 Electrical sensitivity

The device is strained in order to determine its performance in terms of electrical sensitivity. Electrostatic discharges (ESD) are applied directly to the pins of the sample. Static latch-up (LU) test is based on the two measurement methods.

Table 18. ESD characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
\/	Electrostatic discharge	T _A =25 °C; JESD22-			7000	V
Vesd(HBM)	voltage (human body model)	A114			7000	V
V=== (== : :	Electrostatic discharge	T _A =25 °C;			800	V
Vesd(cdm)	voltage (charge device model)	JESD22-C101	_		000	V

Table 19. Static latch-up characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	I-test	T _A =25 °C; JESD78	_	_	±200	mA
LU	V _{supply} over voltage	1A=23 C, JESD16			5.4	V



4.7 External clock characteristics

Table 20. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	High Speed External oscillator	V _{DD} =5.0V	4	8	32	MHz
f _{HXTAL}	(HXTAL) frequency	VDD=3.0V	4	0	32	IVIITZ
C	Recommended load capacitance			20	20	۲.
CHXTAL	on OSC_IN and OSC_OUT	_		20	30	pF
	Recommended external feedback					
R _{FHXTAL}	resistor between OSC_IN and	_	_	400	_	ΚΩ
	OSC_OUT					
DHXTAL	HXTAL oscillator duty cycle	_	30	50	70	%
IDDHXTAL	HXTAL oscillator operating current	V _{DD} =3.3V, T _A =25°C	_	1	_	mA
tsuhxtal	HXTAL oscillator startup time	V _{DD} =3.3V, T _A =25°C	_	2	_	ms

Table 21. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LXTAL}	Low Speed External oscillator (LXTAL) frequency	V _{DD} =V _{BAT} =3.3V	1	32.768	1	KHz
C _{LXTAL}	Recommended load capacitance on OSC32_IN and OSC32_OUT	_	_		15	pF
DLXTAL	LXTAL oscillator duty cycle	_	30	50	70	%
	LXTAL oscillator operating	Low Drive	_	0.7	_	
IDDLXTAL	current	High Drive	_	1.3		μΑ
tsulxtal	LXTAL oscillator startup time	V _{DD} =V _{BAT} =3.3V	_	2	_	S



4.8 Internal clock characteristics

Table 22. High speed internal clock (IRC16M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
firc16M	High Speed Internal Oscillator (IRC16M) frequency	V _{DD} =3.3V	_	16	_	MHz
	IRC16M oscillator	V _{DD} =3.3V, T _A =-40°C ~+105°C	-4.0	_	+5.0	%
	Frequency accuracy,	V _{DD} =3.3V, T _A =0°C ~ +85°C	-2.0	_	+2.0	%
ACCIRC16M	Factory-trimmed	V _{DD} =3.3V, T _A =25°C	-1.0	_	+1.0	%
	IRC16M oscillator Frequency accuracy, User trimming step	_		0.5	_	%
DIRC16M	IRC16M oscillator duty cycle	V _{DD} =3.3V, f _{IRC16M} =16MHz	45	50	55	%
I _{DDIRC16M}	IRC16M oscillator operating current	V _{DD} =3.3V, f _{IRC16M} =16MHz		66	80	μΑ
t _{SUIRC16M}	IRC16M oscillator startup time	V _{DD} =3.3V, f _{IRC16M} =16MHz	_	2.5	4	us

Table 23. High speed internal clock (IRC48M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	High Speed Internal					
f _{IRC48M}	Oscillator (IRC48M)	V _{DD} =3.3V	_	48	_	MHz
	frequency					
	IRC48M oscillator	V _{DD} =3.3V, T _A =-40°C ~+105°C	-4.0	_	+5.0	%
	Frequency accuracy,	V _{DD} =3.3V, T _A =0°C ~ +85°C	-3.0	_	+3.0	%
ACCIRC48M	Factory-trimmed	V _{DD} =3.3V, T _A =25°C	-2.0	_	+2.0	%
	IRC48M oscillator					
	Frequency accuracy, User	_	_	0.12	_	%
	trimming step					
Dinami	IRC48M oscillator duty	\/2 2\/ f16MHz	45	50	55	%
DIRC48M	cycle	V _{DD} =3.3V, f _{IRC48M} =16MHz	40	50	55	70
Inninovita	IRC48M oscillator operating	V _{DD} =3.3V, f _{IRC48M} =16MHz		240	300	
IDDIRC48M	current	VDD=3.3 V, TIRC48M=TOIVIFIZ		240	300	μΑ
ta	IRC48M oscillator startup	\/2 2\/ f16MHz		2.5	4	110
tsuirc48M	time	V _{DD} =3.3V, f _{IRC48M} =16MHz		2.5	4	us



Table 24. Low sp	peed internal clock ((IRC32K) characteristics
------------------	-----------------------	---------	-------------------

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
firc32K	Low Speed Internal oscillator (IRC32K) frequency	V _{DD} =V _{BAT} =3.3V, T _A =-40°C ~ +85°C	20	32	45	KHz
I _{DDIRC32K}	IRC32K oscillator operating current	V _{DD} =V _{BAT} =3.3V, T _A =25°C	_	0.4	0.6	μΑ
tsuirc32k	IRC32K oscillator startup time	V _{DD} =V _{BAT} =3.3V, T _A =25°C	_	110	130	μs

4.9 PLL characteristics

Table 25. PLL characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLLIN}	PLL input clock frequency	_	1	_	4	MHz
f _{PLL}	PLL output clock frequency	_	100	_	500	MHz
t. aau	PLL lock time	VCO freq=100MHz	_	80	200	
tLOCK	PLL lock time	VCO freq=500MHz	_	100	300	μs
I _{DD}	Current consumption on VDD	VCO freq=500MHz	_	750	_	μΑ
I _{DDA}	Current consumption on VDDA	VCO freq=500MHz	_	1100	_	μΑ
Jitter _{PLL}	Cycle to cycle Jitter	System clock 120MHz		30		ps

Table 26. PLL spread spectrum clock generation (SSCG) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
F _{MOD}	Modulation frequency	_		_	10	KHz
Mdamp	Peak modulation amplitude	_	_	_	2	%
MODCNT*					2 ¹⁵ -1	
MODSTEP		_			2.3-1	

Equation 1: SSCG configuration equation:

$$\begin{split} & \textit{MODCNT} = round (f_{\textit{PLLIN}} \, / \, 4 \, / \, f_{\text{mod}}) \\ & \textit{MODSTEP} = round \left(\textit{mdamp} * \textit{PLLN} * 2^{14} \, / \left(\textit{MODCNT} * 100 \right) \right) \end{split}$$

The formula above (Equation 1) is SSCG configuration equation.



4.10 Memory characteristics

Table 27. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
PEcyc	Number of guaranteed program /erase cycles before failure (Endurance)	T _A =-40°C ~ +85°C	100	ı		kcycles
t _{RET}	Data retention time	T _A =125°C	20		_	years
tprog	Word programming time	T _A =-40°C ~ +85°C	200		400	us
terase	Page erase time	T _A =-40°C ~ +85°C	60	100	450	ms
t _{MERASE}	Mass erase time	T _A =-40°C ~ +85°C	3.2		9.6	S



4.11 **GPIO** characteristics

Table 28. I/O port characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Otanada do Lava Javal	V _{DD} =2.6V	_	_	1.27	
	Standard IO Low level	V _{DD} =3.3V	_	_	1.58	V
	input voltage	V _{DD} =3.6V	_	_	1.71	
VIL		V _{DD} =2.6V	_	_	1.27	
	High Voltage tolerant IO	V _{DD} =3.3V	_	_	1.58	V
	Low level input voltage	V _{DD} =3.6V	_	_	1.71	
	Ctandard IO High Javal	V _{DD} =2.6V	1.40	_	_	
	Standard IO High level	V _{DD} =3.3V	1.71	_	_	V
V _{IH}	input voltage	V _{DD} =3.6V	1.84	_	_	
VIH	High Voltage telerant IO	V _{DD} =2.6V	1.40	_	_	
	High Voltage tolerant IO High level input voltage	V _{DD} =3.3V	1.71	_	_	V
		V _{DD} =3.6V	1.84	_	_	
		V _{DD} =2.6V, I _{IO} =8mA	_	_	0.17	
		V _{DD} =3.3V, I _{IO} =8mA	_	_	0.16	
Vol	Low level output voltage	V _{DD} =3.6V, I _{IO} =8mA	_	_	0.16	V
VOL	Low level output voltage	V _{DD} =2.6V, I _{IO} =20mA	_	_	0.46	V
		V _{DD} =3.3V, I _{IO} =20mA		_	0.40	
		V _{DD} =3.6V, I _{IO} =20mA		_	0.40	
		V _{DD} =2.6V, I _{IO} =8mA	2.39	_	—	
		V_{DD} =3.3V, I_{IO} =8mA	3.12	_	—	
Vон	High level output voltage	V _{DD} =3.6V, I _{IO} =8mA	3.41	_	_	V
VOH	Tilgit level output voltage	V _{DD} =2.6V, I _{IO} =20mA	2.05	_	_	V
		V _{DD} =3.3V, I _{IO} =20mA	2.84	_	_	
		V _{DD} =3.6V, I _{IO} =20mA	3.12	_	_	
Rpu	Internal pull-up resistor	V _{IN} =V _{SS}	30	40	50	kΩ
R _{PD}	Internal pull-down resistor	V _{IN} =V _{DD}	30	40	50	kΩ



4.12 ADC characteristics

Table 29. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DDA}	Operating voltage	_	2.6	3.3	3.6	V
VADCIN	ADC input voltage range	_	0	_	V _{REF+}	V
f _{ADC}	ADC clock	_	0.1	_	40	MHz
		12-bit	0.007	_	2.6	
fs	Compling rate	10-bit	0.008	_	3.1	MSPS
IS	Sampling rate	8-bit	0.01	_	3.6	INISPS
		6-bit	0.011	_	4.4	
Vin	Analog input voltage	16 external;3 internal	0	_	V_{DDA}	V
V _{REF+}	Positive Reference Voltage	_	_	V_{DDA}	_	V
V _{REF} -	Negative Reference Voltage	_	_	0	_	V
R _{AIN}	External input impedance	See Equation 2	_	_	52.1	kΩ
RADC	Input sampling switch resistance		_	_	0.55	kΩ
CADC	Input sampling capacitance	No pin/pad capacitance included	_	_	5.5	pF
tcal	Calibration time	f _{ADC} =40MHz	_	3.275	_	μS
ts	Sampling time	f _{ADC} =40MHz	0.075	_	12	μS
		12-bit	_	15	_	
t	Total conversion time	10-bit	_	13	_	1/f
tconv	(including sampling time)	8-bit	_	11	_	1/ f _{ADC}
		6-bit	_	9	_	
tsu	Startup time	_	_	_	1	μS

$$\textit{Equation 2} : \mathsf{R}_{\mathsf{AIN}} \; \mathsf{max} \; \mathsf{formula} \quad R_{AIN} < \frac{T_s}{f_{\mathsf{ADC}} * C_{\mathsf{ADC}} * ln(2^{N+2})} - R_{\mathsf{ADC}}$$

The formula above (Equation 2) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N=12 (from 12-bit resolution).

Table 30. ADC RAIN max for fADC=40MHz

T _s (cycles)	t _s (us)	R _{AIN max} (KΩ)
3	0.075	0.85
15	0.375	6.5
28	0.7	12.6
55	1.375	25.7
84	2.1	38.8
112	2.8	51.9
144	3.6	N/A
480	12	N/A

Note: Guaranteed by design, not tested in production.



Table 31. ADC dynamic accuracy at f_{ADC} = 30 MHz

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} =30MHz	10.5	10.6	_	bits
SNDR	Signal-to-noise and distortion ratio	V _{DDA} =V _{REFP} =2.6V	65	65.6	_	
SNR	Signal-to-noise ratio	Input Frequency=110KHz	65.5	66	_	dB
THD	Total harmonic distortion	Temperature=25°C	-74	-76	_	

Table 32. ADC dynamic accuracy at f_{ADC} = 30 MHz

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} =30MHz	10.7	10.8	_	bits
SNDR	Signal-to-noise and distortion ratio	V _{DDA} =V _{REFP} =3.3V	66.2	65.8	_	
SNR	Signal-to-noise ratio	Input Frequency=110KHz	66.8	67.4	_	dB
THD	Total harmonic distortion	Temperature=25°C	-71	-75	_	

Table 33. ADC dynamic accuracy at $f_{ADC} = 36 \text{ MHz}$

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} =36MHz	10.3	10.4		bits
SNDR	Signal-to-noise and distortion ratio	V _{DDA} =V _{REFP} =3.3V	63.8	64.4	_	
SNR	Signal-to-noise ratio	Input Frequency=110KHz	64.2	65	_	dB
THD	Total harmonic distortion	Temperature=25°C	-70	-72		

Table 34. ADC dynamic accuracy at f_{ADC} = 40 MHz

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} =40MHz		10.0	_	bits
SNDR	Signal-to-noise and distortion ratio	V _{DDA} =V _{REFP} =3.3V	61.4	62	_	
SNR	Signal-to-noise ratio	Input Frequency=110KHz	62	62.4	_	dB
THD	Total harmonic distortion	Temperature=25°C	-68	-70	_	

Table 35. ADC static accuracy at f_{ADC} = 15 MHz

Symbol	Parameter	Test conditions	Тур	Max	Unit
Offset	Offset error	f 45MU=	±2	±3	
DNL	Differential linearity error	fadc=15MHz Vdda=Vreep=3.3V	±0.9	±1.2	LSB
INL	Integral linearity error	V DDA= V REFP=3.3 V	±1.1	±1.5	



4.13 DAC characteristics

Table 36. DAC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DDA}	Operating voltage	_	2.6	3.3	3.6	V
RLOAD	Resistive load	Resistive load with buffer ON	5	_	_	kΩ
Ro	Impedance output	Impedance output with buffer OFF	_	_	15	kΩ
C _{LOAD}	Capacitive load	Capacitive load with buffer ON	_	_	50	pF
DAC OUT	Lawar DAC OUT valtage	Lower DAC_OUT voltage with buffer ON	0.2	_	_	V
DAC_OUT min	Lower DAC_OUT voltage	Lower DAC_OUT voltage with buffer OFF	0.5	_	_	mV
DAC OUT	Lish or DAC OUT valte re	Higher DAC_OUT voltage with buffer ON	_	_	V _{DDA} -	V
DAC_OUT max	Higher DAC_OUT voltage	Higher DAC_OUT voltage with buffer OFF	_	_	V _{DDA} -	V
I _{DDA}	DC current consumption in quiescent	Middle code on the input		_	500	μA
IDDA	mode with no load	Worst code on the input	-	_	560	μπ
DNII	Differential non linearity	10-bit configuration			±0.5	- LSB
DNL		12-bit configuration			±2	
INL	Integral non linearity	10-bit configuration	_	_	±1	
IINL	integral flori linearity	12-bit configuration	_	_	±4	LSB
Gain error	Gain error	_	_	±0.5	_	%
TSETTLING	Settling time	C _{LOAD} ≤50pF, R _{LOAD} ≥5kΩ	_	0.5	1	μs
Update rate	Max frequency for a correct DAC_OUT change from code i to i±1LSB	C _{LOAD} ≤50pF, R _{LOAD} ≥5kΩ	_	_	4	MS/s
TWAKEUP	Wakeup time from off state	C _{LOAD} ≤50pF, R _{LOAD} ≥5kΩ	_	1	2	μs
PSRR	Power supply rejection ratio	No R _{Load} , C _{LOAD} =50pF	_	-90	-75	dB



4.14 SPI characteristics

Table 37. SPI characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fsck	SCK clock frequency	_	_	_	30	MHz
TSI _{K(H)}	SCK clock high time	_	19	_	_	ns
TSI _{K(L)}	SCK clock low time	_	19	_	_	ns
SPI maste	r mode					
t _{V(MO)}	Data output valid time	_	_	_	25	ns
t _{H(MO)}	Data output hold time	_	2	_	_	ns
t _{SU(MI)}	Data input setup time	_	5	_	_	ns
t _{H(MI)}	Data input hold time	_	5	_	_	ns
SPI slave i	mode					
tsu(NSS)	NSS enable setup time	f _{PCLK} =54MHz	74	_	_	ns
t _{H(NSS)}	NSS enable hold time	f _{PCLK} =54MHz	37	_	_	ns
t _{A(SO)}	Data output access time	f _{PCLK} =54MHz	0	_	55	ns
t _{DIS(SO)}	Data output disable time	_	3		10	ns
t _{V(SO)}	Data output valid time	_	_	_	25	ns
t _{H(SO)}	Data output hold time	_	15	_	_	ns
t _{SU(SI)}	Data input setup time	_	5	_	_	ns
t _{H(SI)}	Data input hold time	_	4	_	_	ns

4.15 I2C characteristics

Table 38. I2C characteristics

Symbol	Parameter	Conditions	Standar	d mode	Fast r	node	Unit
Syllibol	Farameter	Conditions	Min	Max	Min	Max	Onit
f _{SCL}	SCL clock frequency	_	0	100	0	400	KHz
TSI _{L(H)}	SCL clock high time	_	4.0		0.6	_	ns
TSI _{L(L)}	SCL clock low time	_	4.7	_	1.3	_	ns

4.16 USART characteristics

Table 39. USART characteristics


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fsck	SCK clock frequency	_	_	_	36	MHz
TSI _{K(H)}	SCK clock high time	_	13	_	_	ns
TSI _{K(L)}	SCK clock low time	_	13		_	ns



5 Package information

5.1 LQFP package outline dimensions

Figure 7. LQFP package outline








Table 40. LQFP package dimensions

Complete		LQFP100			LQFP144	
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.60	-	-	1.60
A1	0.05	-	0.15	0.05	-	0.15
A2	1.35	1.40	1.45	1.35	1.40	1.45
D	-	16.00	-	-	22.00	-
D1	-	14.00	-	-	20.00	-
Е	-	16.00	-	-	22.00	-
E1	-	14.00	-	-	20.00	-
R1	0.08	-	-	0.08	-	-
R2	0.08	-	0.20	0.08	-	0.20
θ	0°	3.5°	7°	0°	3.5°	7°
θ1	0°	-	-	0°	-	-
θ2	11°	12°	13°	11°	12°	13°
θ3	11°	12°	13°	11°	12°	13°
С	0.09	-	0.20	0.09	-	0.20
L	0.45	0.60	0.75	0.45	0.60	0.75
L1	-	1.00	-	-	1.00	-
S	0.20	-	-	0.20	-	-
b	0.17	0.20	0.27	0.17	0.20	0.27
е	-	0.50	-	-	0.50	-
D2	-	12.00	-	-	17.50	-
E2	-	12.00	-	-	17.50	-
aaa		0.20		0.20		
bbb		0.20		0.20		
ccc		0.08			0.08	

(Original dimensions are in millimeters)



5.2 BGA package outline dimensions

Figure 8. BGA package outline




Table 41. BGA package dimensions

Oh a l		BGA176+25 (201 Ball)					
Symbol	Min	Тур	Max				
А	-	0.74	0.84				
A1	0.11	0.16	0.21				
A2	-	0.45	-				
A3	0.10	0.13	0.16				
D	9.90	10.00	10.10				
Е	9.90	10.00	10.10				
е	-	0.65	-				
b	0.20	0.25	0.30				
D1	-	9.10	-				
E1	-	9.10	-				
aaa		0.10					
bbb		-					
ccc	0.10						
ddd	0.08						
eee	0.15						
fff		0.05					

(Original dimensions are in millimeters)



6 Ordering information

Table 42. Part ordering code for GD32F450xx devices

Ordering code	Flash (KB)	Package	Package type	Temperature operating range
GD32F450VET6	512	LQFP100	Green	Industrial -40°C to +85°C
GD32F450VGT6	1024	LQFP100	Green	Industrial -40°C to +85°C
GD32F450VIT6	2048	LQFP100	Green	Industrial -40°C to +85°C
GD32F450VKT6	3072	LQFP100	Green	Industrial -40°C to +85°C
GD32F450ZET6	512	LQFP144	Green	Industrial -40°C to +85°C
GD32F450ZGT6	1024	LQFP144	Green	Industrial -40°C to +85°C
GD32F450ZIT6	2048	LQFP144	Green	Industrial -40°C to +85°C
GD32F450ZKT6	3072	LQFP144	Green	Industrial -40°C to +85°C
GD32F450IGH6	1024	BGA176	Green	Industrial -40°C to +85°C
GD32F450IIH6	2048	BGA176	Green	Industrial -40°C to +85°C
GD32F450IKH6	3072	BGA176	Green	Industrial -40°C to +85°C



7 Revision history

Table 43. Revision history

Revision No.	Description	Date
1.0	Initial Release	Oct. 25, 2016
1.1	Pin alternate functions summary updated	Oct. 29, 2016