{"payload":{"header_redesign_enabled":false,"results":[{"id":"195612589","archived":false,"color":"#555555","followers":0,"has_funding_file":true,"hl_name":"SoCXin/HC32L110","hl_trunc_description":"L1 R1: XHSC 32MHz Cortex-M0 LE MCU (HC32L110)","language":"C","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":195612589,"name":"HC32L110","owner_id":44217942,"owner_login":"SoCXin","updated_at":"2023-02-05T03:26:23.496Z","has_issues":true}},"sponsorable":false,"topics":["mcu","cortex-m0","qitas","xhsc"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":71,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ASoCXin%252FHC32L110%2B%2Blanguage%253AC","metadata":null,"csrf_tokens":{"/SoCXin/HC32L110/star":{"post":"sriMRZob3nRLYfBLJDXHy6xbYsJ9y1Kz2IiCoQ4FyfcdK0UrwCsEJONHTlaEoyxm77q3Ps38Dc6s1kc7mUvZPg"},"/SoCXin/HC32L110/unstar":{"post":"JqBpuFWxfPq8rlTlRplwT-bwX2ywE-ui8t21T6fjljf64PyemXmvnS150ZUXPq5mrt4LXpzzKN6DA3rOQnAj3A"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"7Pt8Wb52VI9tjYO7Ew7AAnoiXsCC5-zwuWPKuALC2jUh7mjSRV68XTcDLCtfcgX4Ad31i76ehoysBxskaVmIkw"}}},"title":"Repository search results"}