Credits: Dr. Yousif (Intel), Kubi@UCB, Asanovic @ MITs

Advanced Instruction Re-Ordering - Dynamically Scheduled Pipelines: Tomasulo's Algorithm and Register Renaming

Handout 12


October 26, 2004 Shoukat Ali


shoukat@umr.edu




.

Why So Much Tomasulo's Algorithm?









Tomasulo Example - Details


- assume
 - floating point add/sub take 2 cycles of execution
 - floating point mult takes 10 cycles of execution
 - load takes 2 cycles of execution
 - floating point divide takes 40 cycles of execution
 - three FP adder units, two mult units (mult also does divide)
 - two load units (store units not discussed in this example)
- in following slides,
 - Vj = value of source operand 1
 - Vk = value of source operand 2
 - I know V1 and V2 would have been better symbols!!!
 - Qj = for a pending op, this is # of the RS which will produce Vj
 - Qk = for a pending op, this is # of the RS which will produce Vk




							finish	ing times				
Instru	ction	j		k		IS	RPO	EXE	3	WR		
LD	F6	3	4	R	2							
LD	F2	4		R.	-							
MULTD	F0	F		F4								
SUBD	F8	F		F2								
DIVD	F10	F		F	-							
ADDD	F6	F	8	F2	2							
								_				
RS	<u>RS</u> <u>Tag</u>	<u>Busy</u>	<u>Op</u>	<u>Vj</u>	<u>Vk</u>	<u>Qj</u>	<u>Qk</u>		Integer Reg #	Q	V	
Add1	1	No				+			1	0	213	
<u>Maa r</u>		110							2	0	50	
Add2	2	No							3	0	100	
									4	0	417	
<u>Add3</u>	3	No							5	0	87	
<u>Mult1</u>	4	No							FP Reg#	Q	V	
Mult2	5	No						Ī	0	0	18	
								Ī	2	0	32	
Load1	6	No						İ	4	0	56	
	-				_	+	+	Ţ	6	0	31	
Load2	7	No							8	0	98	
								Ī	10	0	66	




							finishing	times			
Instru	ction	j		k		IS	RPO	EXE	W	R	
LD	F6	3		R2							
LD	F2	4.		R3							
MULTD	F0	F.		F4							
SUBD	F8	F		F2							
DIVD	F10	F0		F							
ADDD	F6	F	8	F2	2						
RS	<u>RS</u> <u>Tag</u>	<u>Busy</u>	<u>Op</u>	<u>Vj</u>	<u>Vk</u>	<u>Qj</u>	<u>Qk</u>		Integer Reg #	Q	V
Add1	1								1	0	213
71447									2	0	50
Add2	2								3	0	100
									4	0	417
<u>Load1</u>	3							L	5	0	87
Load2	4								FP Reg#	Q	V
Add3	5								0		
								[2		
<u>Mult1</u>	6								4		
Mult2	7							ŀ	8		
	I	I	1	1	1	1	1 1		-	1	1




							finishing	times			
nstru	ction	j		k		IS	RPO	EXE	WI	R	
LD	F6	3		R							
LD	F2	4.		R.							
MULTD	FO	F.		F4							
SUBD	F8	F		F2							
DIVD	F10	F		F							
ADDD	F6	F	5	F2	4						
RS	<u>RS</u> <u>Tag</u>	<u>Busy</u>	<u>Op</u>	<u>Vj</u>	<u>Vk</u>	<u>Qj</u>	<u>Qk</u>		Integer Reg #	Q	V
Add1	1								1	0	213
<u>, , , , , , , , , , , , , , , , , , , </u>									2	0	50
Add2	2								3	0	100
				-					4	0	417
<u>Load1</u>	3							l	5	0	87
Load2	4								FP Reg#	Q	V
Add3	5								0		
								[2		
<u>Mult1</u>	6							[4		
Mult2	7								6		
	1	ľ	I	1	1	1	1 1		8	1	1




							finishing	j times			
Instru	ction	j		k		IS	RPO	EXE	W	R	
LD	F6	3	4	R2	2						
LD	F2	4	5	R3	3						
MULTD	F0	F	2	F4	1						
SUBD	F8	F	6	F2	2						
OIVD	F10	F	0	F	5						
ADDD	F6	F	8	F2	2						
										_	
RS	<u>RS</u> <u>Taq</u>	<u>Busy</u>	<u>Op</u>	<u>Vj</u>	<u>Vk</u>	<u>Qj</u>	<u>Qk</u>		Integer Reg #	Q	V
Add1	1								1	0	213
	'								2	0	50
4 <i>dd</i> 2	2								3	0	100
									4	0	417
<u>_oad1</u>	3								5	0	87
_oad2	4								FP "	Q	V
									Reg#	+	_
4 <i>dd3</i>	5									+	
	-			-					2		
<u>Mult1</u>	6								4		
Mult2	7								6		
	'						1 1		8		





							finishing	times			
Instru	ction	j		k		IS	RPO	EXE	W.	R	
LD	F6	3	4	R2	2						
LD	F2	4		R3							
MULTD	F0	F		F4	-						
SUBD	F8	F		F2							
DIVD	F10	F		F							
ADDD	F6	F	8	F2	2						
RS	<u>RS</u> <u>Tag</u>	<u>Busy</u>	<u>Op</u>	<u>Vi</u>	<u>Vk</u>	<u>Qj</u>	<u>Qk</u>		Integer Reg #	Q	V
Add1	1								1	0	213
<u>rida i</u>									2	0	50
Add2	2								3	0	100
									4	0	417
<u>Load1</u>	3								5	0	87
Load2	4								FP Reg#	Q	V
Add3	5								0		
-									2		
Mult1	6								4		
14.40	7			-					6		
Mult2	′								8		
									10		





							finishing	times			
Instru		j		k		IS	RPO	EXE	WI	₹.	
LD	F6	3		R	2						
LD	F2	4.		R.							
MULTD	F0	F.		F4	_						
SUBD	F8	F		F2							
DIVD	F10	F		F							
ADDD	F6	F	8	F2	2						
								_			
RS	<u>RS</u> <u>Tag</u>	<u>Busy</u>	<u>Op</u>	<u>Vj</u>	<u>Vk</u>	<u>Qj</u>	<u>Qk</u>		Integer Reg#	Q	V
Add1	1								1	0	213
ida i	'								2	0	50
Add2	2								3	0	100
									4	0	417
Load1	3							L	5	0	87
Load2	4								FP Reg#	Q	V
Add3	5								0		
,									2		
Mult1	6								4		
Mult2	7			1		+		- ⊦	6		
		1		1		- 1			8	1	












Two Further Concepts Related to Tom's Alg

impact of Tomasulo on precise interrupts

register renaming as used in Tomasulo's algorithm

Impact of Tomasulo on Precise Interrupts

- Tomasulo's algorithm allows in-order issue, out-of-order execution and <u>out-of-order completion (commission, retirement,</u> <u>graduation)</u>
- what if multd raises an interrupt in cycle 9?
 - will this interrupt be precise?




			•	
IS	RPO	EXE	WR	
1	1	3	4	
2	2	4	5	
3	5	15	16	≪
4	5	7	8	
5	16	56	57	
6	8	10	11	
			+	
		_		


Write-backs are <u>not</u> in order of instruction issue! Out-of-order completion -> Imprecise interrupts


25


Fixing Tom's Alg For Precise Interrupts


- Tomasulo's algorithm must be modified if interrupts are to be precise
- solution: allow instructions to execute out of order, but force them to commit in order
 - once write-back (or commit) is in program order, we can enforce precise interrupts as we did for MIPS integer pipeline
- one implementation of above solution = re-order buffer, ROB
- used in PowerPC 603/604/G3/G4, MIPS R10K/R12K, Pentium II/III/4, Alpha 21264











Re-Order Buffer: An Analogy

- imagine a group of students waiting to use a computer lab
- assume we want them to leave the lab in the order they enter
- different students use computers for different times
 - will get done at different times
 - but must leave in the order they arrive
- in-order leaving
 - make students sign up a sheet as they arrive
 - then ensure students leave in the order their names are signed
 - for students that get done sooner than an "earlier-admitted" student, make them wait in an area of lab called "re-order buffer"
 - in re-order buffer, queue up students in the signature order

Re-Order Buffer Analogy: Entry Control

- how do we admit a student in the lab?
 - check if there is a free computer in the lab
 - check if there is a blank line on the sign-up sheet
 - if above two NOT met, make student wait outside the lab

33

Real Deal: Re-Order Buffer Function

- re-order buffer <u>holds the result</u> of an instruction <u>between the time</u> the operation associated with an instruction completes <u>and the</u> time instruction commits
- re-orders all these results so that result from the earliest issued instruction is at the head of the queue
- result from the last issued instruction at the tail
- control checks the queue head every clock cycle
 - if no exceptions are posted, inst's result is written to the reg file
 - otherwise, interrupt is processed
 - will discuss that more in the next lecture