CpE111 Introduction to Computer Engineering


Dr. Minsu Choi
CH 6: CMOS Logic Circuits




UNIVERSITY OF MISSOURI-ROLLA

Introduction to CMOS


- CMOS is an acronym that stands for Complementary Metal-Oxide-Semiconductor, and refers to a specific type of electronic integrated circuit (IC).
- CMOS is widely used in practice, since:
 - Logic functions are very easy to implement.
 - CMOS allows for very high <u>logic integration density</u>. This
 means that the logic circuits are very small and can be built in
 extremely small areas.
 - 3. The technology used to make silicon CMOS chips is very well known, and the chips can be manufactured and sold for a reasonable price.
- Use low and high voltages to represent logical 0 and 1 values.






cut off or off state


2





Logic Formulation using MOSFETs


Series-connected MOSFETs and parallel-connected MOSFETs:





Continued,


Complementar


- Series-connected nFETs can be used to create the AND function for logic 0.
- 2. Parallel-connected nFETs can be used to create the OR function for logic 0.
- Series-connected pFETs can be used to create the NOR function for logic 1.
- Parallel-connected pFETs can be used to create the NAND function for logic 1.
- In CMOS, NOR and NAND and NOT gates are used as the basic gates.
- nFET arrays and pFET arrays can be combined accordingly to implement NOR, NAND and NOT gates.












Complex Logic Gates in CMOS

- We know how to build NOT, NAND and NOR gates.
- Theoretically, any logic function can be constructed.
- Complex logic gate: implements a function that can provide the basic NOT, AND, OR operations but integrate them into a single circuit.
 - Complementary pairs of MOSFETs are used, so that input is connected to both an nFET and pFET.
 - Complex logic gates will be constructed using the general nFET and pFET arrays.
 - 3. Series-parallel combinations of nFETs and pFETs will be used (when nFETs are in parallel, pFETs are in series and vice versa).

, since TNOT, NAND, NORJ Is complete


AOI and **OAI**


- We will find that CMOS is ideally suited for creating gates that have logic equations that exhibit...
- AOI: AND-OR-INVERT (=complemented SOP 1. form).
- OAI: OR-AND-INVERT (=complemented POS 2. form).
- Ex) AOI example
 - Find complemented SOP of the given function.
 - nFETs for AND terms -> serial, then connect in parallel to OR them up.
 - pFETs for AND terms -> parallel, then connect in series to OR them up.





- nFETs for OR terms -> parallel, then connect in series to AND them up.
- 2. pFET for OR terms -> series, then connect in paralllel to AND them up.





(A+B) OC => OAI form.

Program Completed

University of Missouri-Rolla

© 2003 Curators of University of Missouri



UNIVERSITY OF MISSOURI-ROLLA The Name. The Degree, The Difference.