# **CpE 313: Microprocessor Systems Design**

## **Exam 2 Review**

November 04, 2004 Shoukat Ali

shoukat@umr.edu



1

## CPU-Memory Bottleneck




Performance of high-speed computers is usually limited by memory *bandwidth* & *latency* 

- Latency (time for a single access)
   Memory access time >> Processor cycle time
- Bandwidth (number of accesses per unit time) if fraction m of instructions access memory,
  - ⇒ 1+*m* memory references / instruction
  - $\Rightarrow$  CPI = 1 requires 1+m memory refs / cycle

## **Principle of Locality**

- Principle of locality: Programs access a relatively small portion of their address space at any instant of time
  - Temporal locality (time):
  - Spatial locality (space):

Caches are a mechanism to hide memory latency based on the empirical observation that the stream of memory references made by a processor exhibits locality




## 4 Qs for Cache Designers

- Q1: On a miss, when a new block is brought from memory, where can the block be placed in the cache? (Block placement)
- Q2: On a cache access, how does the HW know if the requested block is in the cache? (Block identification)
- Q3: On a miss, which block should be replaced to make room for the new block? (Block replacement)
- Q4: What happens on a write? (Write strategy)

5

#### Q1: Where Can a Block Be Placed?

- direct mapped: each block has only one frame where it can reside
  - frame no. = (Block address) mod (# of frames in cache)
- fully associative: each block can be placed in any frame in cache
  - frame number = <<no frame number>>
- set associative: each block can be placed in a restricted <u>set</u> of frames in the cache
  - a block is first mapped to a set, and then placed anywhere in set
    - set number = (Block address) mod (# of sets in cache)
  - n-way set associative cache  $\rightarrow$  there are *n* frames in one set
  - cache associativity = # of frames per set



#### **Cache Index**

- purpose of cache index: points to that set in the cache which might have the block or where the block might be placed
- size of cache index = log<sub>2</sub>(# of sets in cache)
- value of cache index = remainder of (block address) / (# of sets in cache)
  - trick: index = lower *n* bits of block addr; *n* = cache index size


## **Tag Part of an Address**


- A = address generated by the CPU
- block addr = A without lower log<sub>2</sub>(block size) bits
- index bits = lower I bits of block addr
  - I = log<sub>2</sub>(# of sets in cache)
- tag bits = A without index bits and without block offset bits


Block address	Block	
Tag	Index	offset

9

#### DMC: How Is A Word Found If It Is In Cache? cache set at $index_A$ is accessed then [(tag\_A is compared with tag in the set, valid bit is checked) and in parallel (word is transferred to CPU)] **Block** Tag Index Offset Can we do any form t k speculative **Data Block** V<sub>I</sub> Tag execution here? Can we use **2**<sup>k</sup> ROB here? lines **Data Word or Byte**







## **Measures of Cache Performance**

- Miss rate
  - fraction of memmory accesses that do not hit in cache
- Average memory-access time (AMAT)
  - Hit time + Miss rate x Miss penalty (ns or clocks)
- CPU time
  - total time needed to execute the program

CPU time = 
$$IC \times \left( CPI_{exec} + \frac{memory\ accesses}{instruction} \times miss\ rate \times miss\ penalty \right) \times cycle\ time$$
=  $IC \times \left[ \left( CPI_{exec} \times cycle\ time \right) + \left( \frac{memory\ accesses}{instruction} \times miss\ rate \times miss\ penalty \times cycle\ time \right) \right]$ 

"miss penalty"

## **Effect of Associativity on AMAT**

AMAT (in cycles) for a D-cache system on a DECstation 5000

Cache Size	Associativity			
(KB)	1-way	2-way	4-way	8-way
1	7.65	6.60	6.22	5.44
2	5.90	4.90	4.62	4.09
4	4.60	3.95	3.57	3.19
8	3.30	3.00	2.87	2.59
16	2.45	2.20	2.12	2.04
32	2.00	1.80	1.77	1.79
64	1.70	1.60	1.57	1.59
128	1.50	1.45	1.42	1.44

Numbers in red indicate that higher associativity resulted in increased AMAT.

AMAT = Hit time + Miss rate x Miss penalty

This is due to the fact that higher associativity results in increased hit time

- → speed of CPU is tied directly to the speed of a cache hit
- → increased clock cycle


what about IBM PowerPC and IBM 3033?


15


## **Split Versus Unified Cache**

- on a unified cache, a load or store hit takes extra cycles for data access
  - because there is only one cache port for instructions and data
- a unified cache has a lower miss rate than split caches
- AMAT = %instr x (instr hit time + instr miss rate x instr miss penalty) +
  %data x (data hit time + data miss rate x data miss penalty)

  these two are equal for a split cache for a unified cache








## **Ensuring Precise Interrupt**

- interrupts must be serviced in the un-pipelined order
  - <u>all exceptions on inst x MUST be serviced before any</u> exception on instr (x+1) is serviced
- implementations of "earliest instruction interrupt first"
  - MIPS integer pipeline: post interrupts anytime, service in WB
  - MIPS floating point pipeline: post interrupts anytime, service in commit stage using a re-order buffer

## **MIPS Floating Point Pipeline**

 key fact: the execution stage for a FP operation is longer than that for an integer operation




## Why Should HW Be Asked to Re-Order?

- some dependencies cannot be detected at all by a compiler
  - sw followed by a lw
- some dependencies are dealt with very inefficiently by a compiler
  - Iw followed by an instruction that uses loaded data
  - compiler does not know how many independent inst are needed after lw (1 for perfect \$, more for imperfect \$, how many more?)
- if compiler does re-ordering, and the pipeline implementation for an ISA changes in future, a new compiler will have to be written, and every single user program will have to be re-compiled


## **Pipeline Modification: Split the ID Stage**


 the "read operands" stage buffers a "stuck" instruction until its source operands are available



## **Dynamic Scheduling**


- <u>definition</u>: a pipelining arrangement in which all instructions pass through the <u>issue stage</u> in order, but can be stalled or bypass each other in the <u>read operands</u> stage and thus <u>enter</u> <u>execution</u> <u>out of order</u>
- brief definition: a HW implementation for <u>in-order issue</u>, <u>out-of-order execution</u>





## Scoreboard: **Issue** Logic Details

current status: instruction X has been sent from IF to IS



send X from Issue to Read Operand stage <u>if</u>
requested FU (integer unit, mult unit, div unit) needed by X is free
<u>AND</u>

no other active instruction is yet to write to destination register of X

- note that
  - 1<sup>st</sup> AND condition ensures structural hazards are avoided
  - 2<sup>nd</sup> AND condition ensures that WAW hazards are avoided

27

#### **WAR Problems With Scoreboard**


- Scoreboard requires that <u>all</u> operands be read at the same time
  - even those that are available sooner!!

div *f0*, f2, f4 add f10, *f0*, <u>f8</u> mult <u>f8</u>, f7, f14 add will be fetched, issued, but will stay in RO stage until f0 is produced by div

mult will be fetched, issued, its ops read, executed but its result will <u>not</u> be written back until f8 has been read by add if f8 is read as soon as it is available, mult could write its result as soon as it is generated


## **Fixing Scoreboard's WAR Problems**

- Scoreboard requires that <u>all</u> operands be read at the same time
- Tomasulo reads all available operands and then waits for pending operands
- RO stage should be split into "read available operand" and "read pending operand"



## **Scoreboard's Forwarding Problems**

- Scoreboard requires that every source operand must be read from the register file
- Tomasulo re-instituted forwarding



#### **Reservation Stations**


- name for the buffer associated with the RPO stage
- any waiting required in RPO stage happens in a "reservation station"
- a reservation station does the following:
  - buffers an instruction
  - buffers the available operand(s)
  - for any pending operands, RS buffers tags of the pending operands


#### **WAW Problems With Scoreboard**


 Scorboard says an instruction X cannot be sent from Issue to Read Operand stage if there is an active instruction that has yet to write to destination register of X


div <u>f0</u>, f2, f4 add <u>f0</u>, f0, f8 sub f6, f10, <u>f0</u>


- assume div is executing in the divide unit
- will add be fetched, be issued?
- this WAW inefficiency is fixed in Tomasulo's algorithm by register renaming
























## **Data Hazards That A Compiler Cannot See**



- okay to re-order if (16+R2) is not equal to (20+R4)
- otherwise this relative ordering <u>must never be</u> changed for correct program execution
  - a potential RAW hazard exists
- how does Tomasulo's algorithm ensure that "relative ordering" of a store-load sequence is not changed?



#### A Very Naïve HW Detection of Store-to-Load Hazard

- <u>before</u> sending a load instruction to its reservation station (called a load buffer), do this:
  - calculate the memory address of the load (what if load address operand is pending?)
  - compare it with the memory address of all store instructions <u>currently in the store buffers</u> (reservation stations for store instructions)

(what if store address operand is pending?) (what if data to be stored is pending?)

- 3. if there is an address match, do <u>not</u> send the load instruction to load buffer
- above three steps performed by the address unit
- essentially, a load instruction waits in the instruction queue until all stores issued before have completed


45

## **More Aggressive Solution**

- SW-LW Dependency Speculation
- as soon as the load's effective address is calculated, the load is sent to memory
  - without waiting for earlier issued stores to complete
- any instructions waiting on load's result are allowed to execute
- when load comes up at the ROB head, its "speculative bit" is examined
  - if set, entire store buffer is checked to see if any addresses there match the load's address
    - if yes, ROB is flushed
    - if no, load is committed
    - if some store addresses still unknown, make load wait in ROB

## **Fixing Tom's Alg For Precise Interrupts**

- Tomasulo's algorithm must be modified if interrupts are to be precise
- solution: allow instructions to execute out of order, but force them to commit in order
- one implementation of above solution = re-order buffer, ROB
- re-order buffer <u>holds the result</u> of an instruction <u>between the time</u> the operation associated with an instruction completes <u>and the</u> <u>time</u> instruction commitss




## **Modifying Tom's Alg For Precise Interrupts**

- the modified algorithm has an additional stage, called commit
- stages are:
  - issue
  - read pending operand
  - execute
  - write result
  - <u>commit</u>, i.e., instruction's result in written into its destination (register or memory)
- or, we can merge RPO into execute (the way book does)
  - issue
  - execute
  - write result
  - commit


49

## **Changes in HW to Incorporate ROB**

each reservation station will have one new field "Dest"



- Dest specifies the rob entry number of the instruction being housed in the RS
- symbols Qj, Qk will refer to rob entry number and NOT reservation station numbers



## Commit Stage of Modified Tomasulo's Alg - 1

- two different sequences
- examine the instruction at the head of ROB
- if "ready" field is set to "yes" (i.e., if result been written to ROB)
  - if "exception" field is set to "no" (i.e., instr did not raise exception)
    - copy the "value" field into:
      - the register (for loads and ALU instructions) if this instruction is supposed to write the register
      - memory (for stores)
    - remove the instr from ROB by setting busy to "no"

entry #	busy	instruction	ready	destin- ation	value	exce- ption	PC
1	yes	MULTD	yes	F0	30	no	1032
2	yes	SUBD	yes	F8	42	no	1036
3	yes	DIVD	no	F10		no	1040
4	no						

## Commit Stage of Modified Tomasulo's Alg - 2

- two different sequences
- examine the instruction at the head of ROB
- if "ready" field is set to "yes" (i.e., if result been written to ROB)
  - if "exception" field is set to "yes"
    - copy PC of offending instr somewhere
    - flush entire ROB
    - service the interrupt
    - restart execution by loading PC of the offending instruction

entry #	busy	instruction	ready	destin- ation	value	exce- ption	PC
1	yes	MULTD	yes	F0	30	yes	1032
2	yes	SUBD	yes	F8	42	no	1036
3	yes	DIVD	no	F10		no	1040
4	no						

53

## **ROB Allows Speculative Execution**

- result from a <u>completed but not committed</u> instruction X is used by later consumer instructions speculatively
- if X raises an exception, the entire ROB is flushed
  - i.e., results of all later instructions (possibly speculatively executed) are discarded
- the process of using an instruction's result before knowing if it is valid is called "speculative execution"

## Other Forms of Speculation - 1

I realize we have not done branch prediction schemes yet. Will cover soon.

- branch outcome speculation:
  - assume the HW <u>predicted</u> that a particular branch will be taken
  - based on the prediction, HW executed a few instructions after the branch
    - that is, some speculative execution was done
  - then HW finds out that the branch was not taken!!!
  - open question to class: How can we use re-order buffer to ensure that incorrect code execution will not be done in the above case?
    - you do not need to know the methods for predicting branches to answer this question

55

## **Commit Stage For Predicted Branches**

- add a "branch prediction" field to the ROB entry
- set to "nok" when it is known that branch was incorrectly predicted
- set to "ok" when it is known that branch was <u>correctly</u> predicted
- assume that a branch instruction is at the head of ROB
- examine the <u>branch</u> instruction
  - if the "branch prediction" is set to "ok"
    - commit branch, i.e., "accept" the results of the instructions speculatively executed on the predicted path
  - if the "branch prediction" is set to "nok"
    - flush entire ROB
    - restart execution by loading