29,30157 58 34.41.42 PLEASE REGRADE ALL MISSED

June Lai 02/03/08 CoF 213

LOE 213 Chapter 2 HW

1. Name 4 manufactures of the 8051 mucrocontroller, besides

Siemens, AMD, Fuj Asu, Phillips list web address

Which device in the M(s-51 family would probably to with for a product that well be manufactured in large quarters with a large on the propriem

8052 - 8K ROM

3. What motruction could be used to sed to least-sq but out byte address 25H?

4. What motivation sequence could be used to place the cogneal OR of the fits at his orderess out and orderess out and orderess

into litadams 024?

MOV C, OOH ORL C, OIH MOV OZH, C 5 What instruction sequence could be used to read but 0 of Port 0 and write the State of the but read to bit 0 of Port 3.

Mov C PO.0 Mov P3.0, C


* 6. Illustrate an instruction sequence to read but 0 and but 1 6 Post 0 and write a steel conclution to But 0 of Post 3 as follows: If both today one 1, write 1 to output steeling write is 0.

MOV C, PO. 0 ANL C, PO. 1 MOV P3.0, C

7. Illustrate an instruction sequence to reach but 0 and let 1 of Port 0 and write a status condition to but 0 of Port 3 as follows: If either but is 1, but not both, write a 1 to the subject status but, otherwise write a 0.

MOV C, PO. O XRL C, PO. 1 MOV P3.0, C

8. Illustrate on instruction of fort 3 as follows:	require to read let 0 and let a status condition to let 0 If either let is 1 write a 0 t, otherwise write a 1
MOV C, PO.O. ORL C, PO.1 MOV P3.0,/C	7, otherwise write a 1
9. For the three protection using	ceeding questions; blustrate logic gates
a) 2.6 Po.1 Ph.0	P3.0 /
b) 2.7 PQ.1	P3. 0
c) 2.8 Po. 1	<u>A3.0</u> × 0. <u>64</u>
10. What but addresses or following operations	removed to a loss month of the
a) Mov 264, #264	35H, 32H 31H
6) MOV RO, # 26H MOV @RO, # 7AH	0111010 36H, 35H, 34H, 33H, 31H



MOV R6, #55H 12 Illustrate an instruction sequence to some the value OABH in external RAM at address 9AODH

MOV A, # DABH MOV DPTR, #9AOOH MOUX CDPTR, A

13. How many specul function registers are defined m 8052?

26 SFR

14. What is the value of the 80513 stack pointer mediately after a system reset?

07H]

15 What motivation would be used to initialize the stack powher to create a 64-54th stack at the top of internal memory (a) on the 8051 or (b) on the 8052?

a) 128 bytes start 40H

MOV SP, #3FH 80H

MOV SP #AFH

16 What instruction would be used to initialize the strack pointer to create a 32-byte strick at the top of memory on (a) 5051 or (b) 8052.

(MOV SP, # 50H

b) 230 570 EOM
MOV SPHDFH

17. A certain ordinantine makes extensive use of registers RO-R7. Illustrate here this subrouther could switch the active register bank to bank 3 upon entry or restore the previously active register upon arts.

POP PSW

18. What is the active negrater frank after execution of each of the following instructions?
MOV PSW, # OFDH ? BMX3
6) MOV PSW, =18H ? 00022000 [Bank 3]
O MOV POW, #08H ? ODEN !
19. What is the active register bank after execution of each of the following registers?
a) MOV PSW, #0084 11021000 Book /
6) MOV PSW, #30H ? 610105000 Bank 2
c) MOV PSW, #10H Bank 2
20. The 80C31BH-1 can operate woung a 10MHz anythal to its XTAL1 and XTAL2 inplies It MOVX matruchons are not used, that is the frequency of the signal on ALE?
3 MHz
21. It on 8051 is operating from a 4MHz crystal, what is the duration of a marchine cycle? [3.16]
* 22 -d Santa Santa I
12 II on 8051 to opending from a 10 MHz cigotal, what is the frequency of the varieform on ALE? Assume the systems to not accessing atomal RAM [5 MHz]
3

\$ 23 What is the dity cycle of ALE? Assume that software is not occasing external RAM. Crosic! Duty cycle is defined as proposion of time applies wareform is high? 24. Section 28 states that the 8251 is next of the RET per is held high for a minimum of two machine arches. a) If an 8051 is operating from an SMHz crystal, which is the minimum angle of time for RST to it high to achine a system geset? $\frac{8}{12} = \frac{2}{3}$ b) Figure 2-54 shows an AC want for a manual reser. While the reset button is degreened, RST . SV and the expern is held in a reset state. How long often se reset button is released well the 8051 neman in a riset odle? ~= PC = (8,2x) =) 10 x0 = 61 t= 8.45 s/ 25 How many low-power Schottky I was can be druin by the post line Ph7 on pin 8? 4 Law powed Schottey diades 26. Name the 8051 control bus signals used to select external EPROMS and external RAMS?

ERROMS: EA, PSEN, ALE
IRAM: EA, RD, WR, ALE

27.	What is the but address of the most-sig but at byte address 25H in the 8051's internal days memory.
/	2FH
28.	What is the last address of but 3 in byte address 2FH in the 8051's jotennal data memory?
29,	Some of the but addressable locations in the 80312 on-the data memory are brought out as sixuals on the 8031 IC. Which one? What are their par munities of what are their but address? PO.O, 801, Pr. 39; PO.1,814, 38, PO.2,824, 37; PQ3,834,36', PO.4,844,35
114	PO.5, 854,34; PO.6, 864, 33; PO.7, 874, 32; PI. 0, 904, 1; PI.1, 914, 2, PI.2,9243 PI.3,934,4; PO.4, 944,5, PI.5,954,6; PI.6, 904,7; PI.7,974,8; P2.0, AO: 2 P2.1, A14, 22; P2.2, A24, 23, P2.3, A34,24; P2.4, A44, 25, A25, A54,26; P2.4, A64, P2.7, A74,28; P3.0, B04, 10; P3.1, B14,11; P3.2, B24,12, P3.3, B34,13, P3.4,844,14; P3.5, 854,15; P3.6,664,16,193.7, B74,17
<i>3</i> 0. -	Identify the but position of byte address for each fire following SETB institutions. a) SETB 37H Byte Address 26H, Bit 7
	6) SETB OF 7H Byte Admin FOT, 8+7
31	Idealy bit position that address for Each of following a) SETB OA8H Byte Albert A8# B+O
	5) SET B 844 Byte Adams 804, Bit 4

Byte Address 2CH, Bit 3

9 SETB 63H

	What instruction sets the least significant but the accumulator was affecting the other 7 005
33.	What is the stille of the Plet in the ASW after execution 6 and of the Goldering instructions?
	a) MOV A, #55H 000000 P=0
	6) MOV A, #0FFH (6) C) A VOM (6)
31	What is the state of the P fet in the PSW after secuction of each of the following unstructions?
	a) CLR A $P = 0$ b) Mov A, $\neq 03H$ $P = 0$ c) Mov A, $\neq 03H$ $P = 1$
35	that instruction signerice could be used to copy the context of R7 to externe RAM location 100H MOV A, R7 MOV DPTR, #100H MOVX CDPTR, A

36 Illustrate	an instud	van seguen	u to	read external	2 ran
address 1 B accum	08FSH +	place the	by+c.	read who	The
O accum	male:			acc	

MOV DPTR, #08 F5H we MOVX B. COPTR

37. Assume the first instruction executed following a system just is a substitute call. At what address in internal RAM is the PC Saved before transling to the subsculture ?

38 Consider the instruction MOV SP, #08=H. Which is the effect of this instruction of executed on (10) what is likely on \$031" 8032?

~ b) NOT Valid

39. If an 8031 paragram is designed to use only register bank zero, then the stack painter med not be intrologid. However, if an 8031 page to designed to me all four negroter tanks, then it is importable that the stack pointer be explicitly initially. Why?

My

When switching between register banks, the PSW is priched onto the stack to retain what was the active stack.

40. What is the difference between the 8051's the mode of powerdown mode?

In tell made the clock is getted to the CRI (intend for the interrupt, times, + small part ALE are (PSEN) are held high.

In power down moth the socillate is stopped, all functions are stopped, when the RAM contents remain, ports reterm logic, ALE+ (RSFN) are made low.

41 What motherlion could free the 8051 into poverdown made.

MOV 874, 82H Y

42 Illustrate how two 32K tryle and RAMS could be interfered to the 8050 to that they occupy the full 64 K external data space.

