



CpE111 HW #4 Solutions.

1. a) $P = 0.1 A \times 2.5 V = 0.25 W.$


b) $P = 5 V \times 0.5 A = 2.5 W$

c) $I = 12 W / 6 V = 2 A.$



$$f_{max} = 1 / t_{H+L} = 1 / 0.75 \times 10^{-9} = 1.3 \text{ GHz}$$

c. Assume that the initial voltage level is 90% of V_{DD} .



⊆ There is not enough time for V_{out} to settle down in the right voltage level.
(in the give example logic 0 can't be achieved)

propagation delay for NANDgate.

$$\begin{aligned}
 3. \quad \text{Total delay} &= \overbrace{t_{po, \text{NAND}}}^{\text{propagation delay for NANDgate}} + \overbrace{(t_{PL, \text{NOT}} + t_{PL, \text{NOR}})}^{\text{load delay for NAND.}} \\
 &+ \overbrace{t_{po, \text{NOR}}}^{\text{PD for NOR}} + \overbrace{(t_{PL, \text{NOT}} + t_{PL, \text{NOR}})}^{\text{load delay for NOR}} \\
 &+ \overbrace{t_{po, \text{NOT}}}^{\text{PD for NOT}} + \overbrace{(t_{PL, \text{NOT}})}^{\text{load delay for NOT.}}
 \end{aligned}$$

$$\begin{aligned}
 &= 0.85 \mu\text{s} + (0.4 \mu\text{s} + 0.9 \mu\text{s}) \\
 &+ 0.75 \mu\text{s} + (0.4 \mu\text{s} + 0.9 \mu\text{s}) \\
 &+ 0.5 \mu\text{s} + (0.4 \mu\text{s}) \\
 &= 5.1 \mu\text{s}.
 \end{aligned}$$

$$4. \quad Q = CV.$$

$$\begin{aligned}
 \text{So, } Q &= (10 \times 10^{-6}) \cdot 2 = 20 \times 10^{-6} \text{ C} \\
 &= 20 \mu\text{C}
 \end{aligned}$$

$$5. \quad V = Q/C$$

$$\text{So, } V = \frac{2.8 \times 10^{-9}}{100 \times 10^{-15}} = 28000 \text{ V} = 28 \text{ kV}$$

$$6. \quad \tau = RC \Leftrightarrow R = \tau/C$$

$$\text{So, } R = \frac{7 \times 10^{-9}}{10 \times 10^{-12}} = 700 \Omega.$$

$$7. \quad a) \tau = R \cdot C = 1400 \times 5 \times 10^{-12} = 7 \text{ ns}$$

$$b) V_c(t=\tau) = 3(1 - e^{-1}) = 1.9 \text{ V} (\approx 2/3 V_{DD} = 2 \text{ V.})$$

$$c) V_c(t=\tau) = 3 \cdot e^{-1} = 1.1 \text{ V.} (\approx 1/3 V_{DD} = 1 \text{ V})$$