

3. Range of code addresses: 0-127

4 Range of data address: 0-15

5 code: 7Fh duta: Fh

6. rd-data

7. Thre would be 11 ones concatenated to the also: 111111111111

8. There is a control signed from the control unit to the IR that has combinational logic that only allows the IR to letch at the and of the fetch cycle.

Into Op (one Allace

Inst Op 9; llh 0001 h Sta 30h 0002h La # 2 12h 0003h Ur C 00 h 0004h Add O 50h ODOSh Sta 1 314 0006 h d anvit 86h 0007h

TWY Op	Coll	Addn
Lda #F	IFh	1000 Lh
Sta 2	32h	0002h
Lda #0	1 OK	0003h
Sta O	30h	0004h
Lida #3	13h	0035h
Sta 1	31 h	00064
Lda #5	15h	00074
Clr C	0 On	0008h
Add O	50 h	00004
St O	30h	ODOAL
Lda 1	41 h	DOOBN
Chr. C	00 h	000 Ch
Add #F	2Fh	ODDA
Sta 1	314	000Fn
TSI 2	72h	ODEN
SKip.z	03 h	00 loh
Jump Loop 33	87 K	0011h
(8) gote amil)	92 h	0012h

))))))))...

1610110

Por Park addr

The parallel port could be connected in parallel with the memory. Then, the address decoder in the parallel port would be set to output clota when a certain memory address is input. For example, if we set memory address on was input, thus could correspond to parallel port autput. Then the data sent on the data line to the memory would also be sent out on the parallel port.