Final Exam

Name: <u>Jens Ru</u> Santanta?

Show all work on the exam papers. If you need additional space, use the reverse side of the paper. Closed book, closed notes, no calculator.

1. (a) Convert 101.01 from binary to decimal equivalent.
(20)
$$\frac{1}{2^2}$$
 $\frac{1}{2^2} = 5 + \frac{1}{4} = 5 \cdot 25$

(b) Convert the decimal number 19.75 to binary.

$$\frac{19}{2} = 9 \quad 0 \cdot 15 \quad 75 \cdot 2 = 15 \quad 0 = 1$$

$$\frac{9}{2} \cdot 4 \quad 0 = 15 \quad 15 \quad 0 = 1$$

$$\frac{9}{2} \cdot 4 \quad 0 = 15 \quad 15 \quad 0 = 1$$
(c) Convert 0x 4F to decimal

(c) Convert 0x 4F to decimal
$$64 + 15 = 79$$

- (d) What is the 8-bit 1's complement of 10000010?

- 2. Determine whether each of the following is True (T) or False (F). Circle (24) the appropriate choice.
 - (a) NOT and AND form a complete logic set.




(b) AND and OR form a complete logic set.




(c) $A + \overline{A}B = A + B$



(e) If a sequential network has a 4-state transition diagram, it will take 4 memory elements to implement its design.





3. Given the truth table below,

(f)

(14) (a) Complete the truth table, for the function $f(x,y,z) = (x + y) \cdot z$


X+v	7	x	у	/ z	f(x,y,z)	g(x,y,z)
1 1 00 1 1 1 1	0000	0 0 0 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1	0-000-0-	0 0 1 0 1 1 0

(b) Write g(x,y,z) as a canonical sum of products.



4. Construct the VHDL listing that describes the logic circuit shown below:

(15)



entity publem-4 is

port (a,b,c: in bit;

end problem-4;

architecture Logic of problem-4 is

begin


F(=(b nand c) xnor not(a);

end Logic;

5. Given the following CMOS circuit, determine the function g (x, y, z). (15)

0

p fets in parallel 1



 V_{DD}

XYZ	9	1 Y+Z	(4+z).	*)		
000	1	70	O	11	!	
001	1	1	0	1 1		
010	1.	7.1	٥	1 1		
011	ŀ,	1	0	'		
60	10	0	0	1		
01	0	1	,	0		
110	0	ì	1	0.		
1 1 1	0	, t	1 1	(<i>0</i>)		

40

3,05

6. For the circuit below, calculate the propagation delay between the NAND gate and output 2, given the following parameters and assuming that both outputs drive an inverter.

$$t_{p0,NOT} = 0.5 \text{ ns}$$


$$t_{pL,NOT} = 0.4 \text{ ns}$$


$$t_{p0, NAND} = 0.85 \text{ ns}$$

$$t_{pL, NAND} = 0.95 \text{ ns}$$

$$t_{p0, NOR} = 0.8 \text{ ns}$$

$$t_{pL, NOR} = 0.9 \text{ ns}$$





- For each of the following, consider an 8-bit register whose initial value is
 10001111. Assume this initial state for each operation below; determine the contents of the register after each operation.
 - (a) SHL1 00011110
 - (b) ROR 2 11100011 10001111



p. 5

Name: Jesse du

8.

010

120

(a) Generate the Karnaugh map for $f(x,y,z) = \sum_{x \in \mathbb{Z}} m(0, 1, 2, 5, 6)$

(22) x yz 00 01 11

000

(b) Find the simplest form of the function g(w, x, y, z) which is described by the following K-map:

zw xy	11 10	00	01	
01		0	0	
/ 11		/ o	0	
(10	1 0	0	0	
00	0 1) 0	0	
g(w,x,y,z)=	YZ '	+ XZ	W +	JZW + JZW

0




9. Given the following state transition table,


(つ	۸۱
۲,	U)

	0	1
Α	D/0	B/0
В	C/0	D/0
С	B/0	C/0
D	B/0	C/1

(a) Draw the corresponding state transition diagram




(b) Assuming you start at state A, determine the output sequence for the following input sequence: 001|1/1101




- Multiple choice (circle the correct answer): 10.
- (10)


(a) The transmission gate network below implements which of the following functions?



A XNOR B



A knor B



ab + a 5

(b) The MUX below implements which of the following functions?


A OR B

A OR NOT B



A XNOR B


A xor B




Name: Just de

- 11. Draw the state transition diagram for a 3-bit odd parity network, that is, the
- output should be 0 unless the third input yields a 3-bit sequence with odd parity; in this case, the output should be 1. In all events, the system should return to its initial state after the third input bit.

3 bit odd party chick





12. Use an 8:1 MUX to implement the function $F(A, B, C) = A \cdot B \cdot C + B \cdot \overline{C}$ (10)

ABC	ر	B.C	ABC	LF
000	1	D	Ø	စ
001	0	0	0	0
010	1	\ \ \	0	1
011	0	0	0	0
601	1	0	0	0
101	0	0	۵	O
110	1	- 1	O	١
1(1)	0	٥	1	1

A — B — C	8:1 MUX 2 3 G 9	1
111111	0 2 3 4 5 6	

A	B 1	(A.B.C	10	BC	DF
000	00	0	00	-0-	0	00
-C C	1	0	00	Ö	0.	1
()	0	10	00	0	0	0
l	1	0	0	0	10	1
,		1	1 1	I	- }	•

13. Complete the timing diagram below for a positive edge-triggered D flipflop, assuming an initial value of 0 for Q. (15)

