Credits: Asanovic @ MIT

Branch Prediction

Handout 16

November 16, 2004 Shoukat Ali


shoukat@umr.edu





1


The Problem

- pipeline must be fed a new instruction every cycle for full performance
- what instruction should be fed in pipeline after a branch?
- control-transfer instructions require insertion of bubbles in the pipeline
- number of bubbles depends upon the number of cycles it takes
 - to determine the next instruction address, and
 - to fetch the next instruction










UltraSF	PARC-III instruction fetch pipeline stages r issue, 4-way superscalar, 750MHz, 2000)
Branch Target Address Known Branch Direction & Jump Register Target Known	A PC Generation/Mux Instruction Fetch Stage 1 Instruction Fetch Stage 2 B Branch Address Calc/Begin Decode Complete Decode J Steer Instructions to Functional units R Register File Read Integer Execute Remainder of execute pipeline (+ another 6 stages)
· ·	arget is the address of instruction on <u>TAKEN PATH</u> ; TAKEN PATH, address is, of course, PC + 4



Hardware Support Required for Branch Prediction

- 1. prediction structures
 - branch prediction buffers (aka branch history tables), branch target buffers etc.
- 2. misprediction recovery mechanisms
 - in-order machines: squash instructions following a branch in pipeline
 - out-of-order machines: ROB

9

Types of Branch Prediction

- static
 - prediction does <u>not</u> depend on the recent history of the branch
 - no further discussion about static
- dynamic
 - prediction depends on the recent history of the branch

Dynamic Branch Prediction

- hardware predicts the branch to be taken or not taken
- prediction depends on the recent history of this branch
 - local predictor
- sometimes prediction depends on the recent history of past few branch instructions
 - global predictor or co-relating predictor
- Alpha 21264 uses both local and global predictor and then uses a tournament scheme to pick the better predictor
 - most sophisticated branch prediction scheme until 2001


11

Need for Branch Prediction in Superscalar

- branches arrive N times faster in an N-way SS
- need for ambitious scheduling
 - in simple pipelines, a branch would cause 1 cycle stall, i.e. next instr cannot be issued without stalling for a cycle
 - in N-way SS pipeline, a branch could stall {(N-1) + N} next instructions
 - this motivates the need to develop excellent branch prediction schemes PLUS speculative execution methods (ROB)

1 Bit Saturating Counter

- 1 bit saturating counter increments when branch is taken, decrements when not taken
 - does not reset; instead it saturates




if prediction bit = 0, counter predicts branch will be "not taken" if prediction bit = 1, counter predicts branch will be "taken"

13

2 Bit Saturating Counter

- a two bit counter that can never go below 0 or above 3
- increment the counter when branches are taken
 - but saturate at 3
- decrement when branches are not taken
 - but saturate at 0
- to generate a prediction, examine the value of the counter
 - if it is 2 or 3, the branch is predicted to be taken
 - if it is 0 or 1, the branch is predicted to be not taken.

2 Bit Saturating Counter - Needs Convincing





if prediction bit (i.e., MSB) = 0, counter predicts branch will be "not taken" if prediction bit (i.e., MSB) = 1, counter predicts branch will be "taken"

15

Branch Prediction Buffer (aka Branch History Table)

- prediction counters are stored in a table called branch prediction buffer (also known as branch history table, BHT)
- ideally there should be one counter for each branch, but that would mean a very large BHT
- typically a single counter is shared among many branches
 - +ve: much smaller BHT
 - -ve: counter trained by one branch might be used by another
- studies show that:
 - prediction accuracy of a 4096 entry BHT with a 2-bit counter/entry is very high
 - ~90-95% correct predictions (~5-10% mis-predictions)
 - a 4096 entry BHT is "as good as" an infinite entry BHT






Complaint With BHT

- why can it not reduce branch penalty even lower?
- branch target buffer (BTB) does that
 - a cache of both the branch PC and target PC
 - only taken branches and jumps held in BTB
 - -ve: always assumes a branch is taken


2^k-entry direct-mapped BTB (can also be associative)


Entry PC	Valid	predicted target PC
•	•	

19



- note: instr \$ NOT involved in this operation (unlike BHT)
- if match = 1, instruction is branch and predicted PC should be used as the next PC
 - else: not a branch or an untaken branch, next PC = PC + 4
- next PC determined <u>in parallel</u> with branch <u>fetch!!</u>
 - in BHT, next PC determined after fetch.





No Stall or Lost Work Cycle With BTB

