


9

CpE 213 - Homework Set 1


Jesse Davis
1/25/01



| Present | Next | Inputs |
|-----------|-----------|-----------|
| $A_1 A_0$ | $A_1 A_0$ | $D_1 D_0$ |
| 00 | 01 | 01 |
| 01 | 10 | 10 |
| 10 | 00 | 00 |
| 11 | 00 | 00 |

$$D_1 = \bar{A}_1 A_0$$

$$D_0 = \bar{A}_1 A_0$$



3. Range of code addresses: 0-127

4. Range of data addresses: 0-15

5. code: 7Fh
data: Fh

6. rd-data

7. There would be 11 ones concatenated to the
a bus: 11111111111

8. There is a control signal from the control unit
to the IR that has combinational logic
that only allows the IR to latch at the
end of the fetch cycle.


| | Inst | Op | Code | Addr |
|----|------|----|------|-------|
| 9. | Lda | #1 | 11h | 0001h |
| | Sta | 0 | 30h | 0002h |
| | Lda | #2 | 12h | 0003h |
| | Clr | C | 00h | 0004h |
| | Add | 0 | 50h | 0005h |
| | Sta | 1 | 31h | 0006h |
| | Jump | 6 | 86h | 0007h |

| Instr | Op | Code | Addr |
|-------|------|------|-------|
| Lda | #F | 1Fh | 0001h |
| Sta | 2 | 32h | 0002h |
| Lda | #0 | 10h | 0003h |
| Sta | 0 | 30h | 0004h |
| Lda | #3 | 13h | 0005h |
| Sta | 1 | 31h | 0006h |
| Lda | #5 | 15h | 0007h |
| Clr | C | 00h | 0008h |
| Add | 0 | 50h | 0009h |
| Sta | 0 | 30h | 000Ah |
| Lda | 1 | 41h | 000Bh |
| Clr | C | 00h | 000Ch |
| Add | #F | 2Fh | 000Dh |
| Sta | 1 | 31h | 000Eh |
| Tst | 2 | 72h | 000Fh |
| SkipZ | | 03h | 0010h |
| Jump | Loop | 87h | 0011h |
| Jump | stop | 92h | 0012h |

0000

0001 0010

10



The parallel port could be connected in parallel with the memory. Then, the address decoder in the parallel port could be set to output data when a certain memory address is input. For example, if we set memory address 0H was input, this could correspond to parallel port output. Then the data sent on the data line to the memory would also be sent out on the parallel port.