Cp Eng 111, Section B Fall 1999

97 puper


10/2014A

Name: for de

Show all work on the exam papers. If you need additional space, use the reverse side of the paper. Closed book, closed notes, no calculator.


 (a) Re-arrange the following integration levels in increasing order of size:

SMLVU



- (b) What does the acronym MOSFET stand for?

 Metal Okide Semiconductor Field Effect Transistor
- (c) Draw the circuit symbol for an n-channel MOSFET.



(d) State or otherwise describe Moore's Law.

The number of transistors on IC's doubles every two years.



- Determine whether each of the following is True (T) or False (F). Circle
 the appropriate choice.
 - (a) Propagation delay decreases with fan-in .

т 🕝

(b) TTL logic family is based on bipolar transistors.

T) _F


(c) An advantage of ECL is its switching speed.


T)_F

(d) The reserved word downto is part of the syntax definition of binary words in VHDL.

T) F


(a) Given the following truth table, what gate is represented in negative logic?









(b) Determine the conducting state (OFF or ON) for the following:




(c) Determine the values of the inputs that must be applied to insure that x and y are electrically connected.





Construct the VHDL listing that describes the logic circuit shown below:

(20)



entity Question-4 is

port (x1,x2,x3,x4: in bit;

end Question-4;

architecture Structural of Question-4;

begin

$$f <= (x1 \text{ and } x3) \text{ or } (x2 \text{ and } \text{not}(x3));$$

$$g <= (x1 \text{ or } \text{not}(x3)) \text{ and } (\text{not}(x3)) \text{ or } x4);$$

end structural;

NOU

6. For the circuit below, calculate each of the requested delays, given the following parameters and assuming that the output f1(t) drives one NOR (20)gate and that the output f2(t) drives one inverter:

$$t_{p0,NOT} = 0.5 \text{ ns}$$


$$t_{pL,NOT} = 0.4 \text{ ns}$$

$$t_{p0, AND} = 0.85 \text{ ns}$$

$$t_{pL, AND} = 0.95 \text{ ns}$$

$$t_{p0, OR} = 0.8 \text{ ns}$$

$$t_{pL,OR} = 0.9 \text{ ns}$$





(a) delay of INV1



- Using 3x1010 cm/sec for the speed of light, "how long" is a nanosecond? 7.
- (7)In other words, what is the longest distance a signal can travel before inducing a 1 ns delay?



