


[8.1]



[8.2] Note that only 4 out of 8 inputs are needed, namely a_0 , a_2 and b_0 , b_2 , to produce the output h.



[8.3]




[8.4] For an active-low 2/4 decoder using OR gates,

$$D_0 = \overline{\overline{S_1 \cdot S_0}} = S_1 + S_0$$

$$D_1 = \overline{S_1 \cdot S_0} = S_1 + \overline{S_0}$$

$$D_2 = \overline{S_1 \cdot \overline{S_0}} = \overline{S_1} + S_0$$

$$D_3 = \overline{S_1 \cdot S_0} = \overline{S_1} + \overline{S_0}$$



[8.5] An active-high 3/8 decoder can be designed using either AND or NOR gates as shown by the logic equations below:

$$D_0 = \overline{S_2} \cdot \overline{S_1} \cdot \overline{S_0} = \overline{S_2 + S_1 + S_0}$$

$$D_1 = \overline{S_2} \cdot \overline{S_1} \cdot S_0 = \overline{S_2 + S_1 + \overline{S_0}}$$

$$D_2 = \overline{S_2} \cdot S_1 \cdot \overline{S_0} = \overline{S_2 + \overline{S_1} + S_0}$$

$$D_3 = \overline{S_2} \cdot S_1 \cdot S_0 = \overline{S_2 + \overline{S_1} + \overline{S_0}}$$

$$D_4 = S_2 \cdot \overline{S_1} \cdot \overline{S_0} = \overline{\overline{S_2} + S_1 + S_0}$$


$$D_5 = S_2 \cdot \overline{S_1} \cdot \overline{S_0} = \overline{\overline{S_2} + S_1 + \overline{S_0}}$$

$$D_6 = S_2 \cdot \overline{S_1} \cdot \overline{S_0} = \overline{\overline{S_2} + \overline{S_1} + \overline{S_0}}$$


$$D_7 = S_2 \cdot S_1 \cdot \overline{S_0} = \overline{\overline{S_2} + \overline{S_1} + \overline{S_0}}$$

S_2	S_1	S_0	\mathbf{D}_7	\mathbf{D}_{6}	D ₅	$\overline{\mathbf{D_4}}$	$\overline{\mathbf{D_3}}$	$\overline{\mathbf{D_2}}$	$\overline{\mathbf{D_1}}$	\mathbf{D}_0
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	0	1	0-	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0


The logic diagram below shows the NOR-implementation of an active-high 3/8 decoder.



[8.6] $f = \overline{P_0 \cdot \overline{C} + P_1 \cdot C} = (\overline{\overline{P_0} + C}) + (\overline{\overline{P_1} + \overline{C}})$ The logic diagram below shows the implementation using only inverters and OR gates.




[8.7] A 3:1 MUX can be designed using two 2:1 MUX's as shown below:




However, the two select codewords will return the same output, namely P_2 , as indicated in the table below:


S_1	S ₀	Output
0	0	P ₀
0	1	P ₁
1	0	P ₂
1	1	P ₂


[8.8]



[8.9]









[8.12]

$$g(a,b,c,d) = \mathbf{a} \cdot \mathbf{b} + \mathbf{c} \cdot \mathbf{d}$$

$$= \sum m(1,5,9,12,13,14,15)$$




[8.13] $F(x,y,z) = x \cdot y \cdot z + (x+y) \cdot z$ $= x \cdot y \cdot z + x \cdot z + y \cdot z$ $= \sum_{x \in \mathbb{Z}} m(0,2,5,6)$



[8.14]

$$Q(a,b,c) = a \cdot b \cdot c + b \cdot c$$


 $= \sum_{m} (2,6,7)$



[8.15]

$$g(u,v) = u \cdot v + u \cdot v + u \cdot v$$


 $= \sum m(1,2,3)$



The implementation using the 4:1 MUX is **not** at all an efficient design methodology in this case because the function can be minimized to simply an OR gate:


$$g(\mathbf{u},\mathbf{v}) = \mathbf{u} \cdot \mathbf{v} + \mathbf{u} \cdot \mathbf{v} + \mathbf{u} \cdot \mathbf{v} = \mathbf{u} + \mathbf{u} \cdot \mathbf{v} = \mathbf{u} + \mathbf{v}$$

Another method to implement this function is to use a 2:1 MUX is as shown below:




This will be a more efficient implementation than just merely passing "0" or "1" from the inputs of the MUX. Indeed, this technique can be quite efficient to reduce the size of the MUX required. However, in this case it cannot be more efficient than using a single OR gate.


[8.16] $f(a,b,c,d) = \mathbf{a} \cdot \overline{\mathbf{b}} \cdot \mathbf{c} + \mathbf{b} \cdot \mathbf{c} \cdot \overline{\mathbf{d}} + \mathbf{a} \cdot \mathbf{b} \cdot \mathbf{c} \cdot \mathbf{d}$ $= \sum_{a} m(6,10,11,14,15)$



[8.17] $G(x,y,z) = \sum_{m} m(1,2,3,4,5)$



[8.18] $X(a,b,c,d) = \sum m(1,2,8,9,12,13,15)$



[8.19] A 1:8 DeMUX has a separate expression for each output as shown below where X is the input and P₀-P₇ are the outputs:

$$P_{0} = \overline{S_{2}} \cdot \overline{S_{1}} \cdot \overline{S_{0}} \cdot X = \overline{S_{2} + S_{1} + S_{0} + \overline{X}}$$

$$P_{1} = \overline{S_{2}} \cdot \overline{S_{1}} \cdot S_{0} \cdot X = \overline{S_{2} + S_{1} + \overline{S_{0}} + \overline{X}}$$

$$P_{2} = \overline{S_{2}} \cdot S_{1} \cdot \overline{S_{0}} \cdot X = \overline{S_{2} + \overline{S_{1}} + S_{0} + \overline{X}}$$

$$P_{3} = \overline{S_{2}} \cdot S_{1} \cdot S_{0} \cdot X = \overline{S_{2} + \overline{S_{1}} + \overline{S_{0}} + \overline{X}}$$


$$P_{4} = S_{2} \cdot \overline{S_{1}} \cdot \overline{S_{0}} \cdot X = \overline{\overline{S_{2}} + S_{1} + S_{0} + \overline{X}}$$

$$P_{5} = S_{2} \cdot \overline{S_{1}} \cdot S_{0} \cdot X = \overline{\overline{S_{2}} + S_{1} + \overline{S_{0}} + \overline{X}}$$

$$P_{6} = S_{2} \cdot S_{1} \cdot \overline{S_{0}} \cdot X = \overline{\overline{S_{2}} + \overline{S_{1}} + S_{0} + \overline{X}}$$

$$P_{7} = S_{2} \cdot S_{1} \cdot S_{0} \cdot X = \overline{\overline{S_{2}} + \overline{S_{1}} + \overline{S_{0}} + \overline{X}}$$

As the expressions show, a 1:8 DeMUX can be implemented either by AND gates or NOR gates. The logic diagram below shows the implementation using NOR gates.



[8.21]

(b)
$$\begin{array}{r} 1 \ 1 \ 1 \\ 1 \ 1 \ 1 \ 1 \ 0 \ 0 \ 0 \ 0 \\ \hline 1 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1 \end{array}$$

(c)
$$\begin{array}{r} 1 & 1 & 1 \\ & 1 & 0 & 1 & 0 & 0 & 1 & 0 & 0 \\ & & & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 1 \\ & & & 1 & 1 & 0 & 0 & 0 & 0 & 1 & 1 \end{array}$$

[8.22]

(a)
$$0xAE = 10101110 + 0x37 = 00110111 \\
11100101 = 0xE5$$

(b)
$$1111$$

 $0x35 = 00110101 + 0xF2 = 11110010$
 $100100111 = 0x127$

```
(c) 1111111

0xB7 = 10110111 +

0x5C = 01011100

100010011 = 0x113
```

(d)
$$0x90 = 10010000 + 0x83 = 100010011 = 0x113$$

[8.23]

(a)
$$7 + A = 11$$

(b)
$$9 + B = 14$$

(c)
$$3 + F = 12$$

(d)
$$5 + 4 = 9$$

(e)
$$E + C = 1A$$

(f)
$$1+9=A$$

[8.24]

```
entity AOI_Gate_1 is

port(a, b, c: in bit;

f: out bit);

end AOI_Gate_1;
```

architecture Logic of AOI_Gate_l is begin

f <= (a and b) nor (a and c) nor (b and c); end Logic;

architecture Logic of AOI_Gate_2 is begin

f <= (a and b and c) nor (d and e); end Logic;

entity Inv is
 port(x: in bit;
 y: out bit);
end Inv;

architecture Logic of Inv is
begin
y <= not x;</pre>

entity OR_3 is
 port(a, b, c: in bit;
 f: out bit);
end OR 3;

end Logic;

```
architecture Logic of OR_3 is
                                                         component Full Adder
 begin
                                                          port(a, b, c i: in bit;
    f \le a \text{ or } b \text{ or } c;
                                                                s, c o: out bit);
 end Logic;
                                                        end component;
 entity AOI full adder is
                                                        signal c1, c2, c3;
   port(a n, b n, c n: in bit;
         s_n, c o: out bit);
                                                        begin
 end AOI full adder;
                                                          FA1: Full Adder port map
                                                                   (a(0), b(0), c_in, s(0), c1);
 architecture Structural of AOI full_adder is
                                                          FA2: Full Adder port map
                                                                   (a(1), b(1), c1, s(1), c2);
 component AOI Gate 1
                                                          FA3: Full Adder port map
   port(a, b, c: in bit;
                                                                   (a(2), b(2), c2, s(2), c3);
         f: out bit);
                                                          FA4: Full Adder port map
 end component;
                                                                   (a(3), b(3), c3, s(3), c out);
 component AOI Gate 2
                                                        end Structural;
   port(a, b, c, d, e: in bit;
        f: out bit);
                                                        [8.26] Since a full-adder produces the sum bit
 end component;
                                                        first, the total delay = number of bits \times delay
 component Inv
                                                        for the carry-out bit.
   port(x: in bit;
                                                        (a) Total delay = 4 \times 1.8 \text{ ns} = 7.2 \text{ ns}.
        y: out bit);
                                                       (b) Total delay = 8 \times 1.8 \ n_S = 14.4 \ n_S.
 end component;
 component OR3
                                                        [8.27] Because delay for the sum bit is greater
   port(a, b, c: in bit;
                                                       than delay for the carry-out bit in this case, the
        f: out bit);
                                                       total delay for 4-bit adder is 4× delay of the
 end component;
                                                       sum bit = 4 \times 2.1 \text{ ns} = 8.4 \text{ ns}.
 signal X, Y, Z;
                                                       [8.28]
                                                       (a) 0111
begin
                                                            1s complement: 1000
  AOI1: AOI_Gate 1 port map
                                                           2s complement: 1001
           (a_n, b_n, c_n, X);
  OR1: OR 3 port map
                                                       (b) 1010
           (a n, b n, c n, Y);
                                                           1s complement: 0101
  AOI2: AOI_Gate_2 port map
                                                           2s complement: 0110
           (a_n, b_n, c_n, X, Y, Z);
  INV1: Inv port map(X, c o);
                                                       (c) 1111
  INV2: Inv port map(Z, s_n);
                                                           1s complement: 0000
end Structural;
                                                           2s complement: 0001
                                                       (d) 10110101
                                                           1s complement: 01001010
                                                           2s complement: 01001011
[8.25]
entity 4bit full adder is
                                                      (e) 11001100
  port(a, b: in bit vector (3 downto 0);
                                                           1s complement: 00110011
       c in in bit:
                                                           2s complement: 00110100
       s: out bit vector (3 downto 0);
       c o: out bit);
                                                      (f) 10100101
end 4bit full adder;
                                                           1s complement: 01011010
                                                          2s complement: 01011011
architecture Structural of 4bit full adder is
```

[8.29]
(a) 14 = 1110 6 = 0110 $\Rightarrow 2s$ complement: 1010

1 1 1
1 1 1 0 +

1 0 1 0
1 1 0 0 0 = 8

(b) $34 = 0010\ 0010$ $21 = 0001\ 0101$ $\Rightarrow 2s \text{ complement: } 1110\ 1011$ $1\ 1\ 1$ $0\ 0\ 1\ 0\ 0\ 1\ 0\ +$ $1\ 1\ 1\ 0\ 0\ 0\ 1\ 0\ 1$ $1\ 0\ 0\ 0\ 1\ 0\ 1$ $1\ 0\ 0\ 0\ 1\ 0\ 1$

(c) $134 = 1000 \ 0110$ $62 = 0011 \ 1110$ $\Rightarrow 2s \text{ complement: } 1100 \ 0010$ 1 1 1 1 $1000010 + \frac{11000010}{1010000} = 72$

(d) $196 = 1100\ 0100$ $118 = 0111\ 0110$ $\Rightarrow 2s \text{ complement: } 1000\ 1010$ 1 $1\ 0\ 0\ 1\ 0\ 0\ +$ $1\ 0\ 0\ 1\ 0\ 1\ 0$ 1 $0\ 1\ 0\ 1\ 1\ 0$ 1 $0\ 1\ 0\ 1\ 1\ 0$

[8.30] The following is the logic table for 1-bit addition:

	Inputs	Outputs		
An	B _n	C _n	Sn	C_{n+1}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1_1_
	0	0	1	0
<u> </u>	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$\begin{split} & \text{After logic simplication,} \\ & S_n = (A_n \oplus B_n) \oplus C_n \\ & C_{n+1} = A_n B_n + (A_n \oplus B_n) C_n \end{split}$$


The following is the logic table for 1-bit subtraction:

	Inputs	Outputs		
X _n				B_{n+1}
0	0	0	0	0
0	0	1	1	1
0	1	0	11	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

After logic simplification, $D_n = X_n \oplus (Y_n \oplus B_n)$ (Same as S_n in addition) $B_{n+1} = Y_n B_n + (Y_n \oplus B_n) \overline{X_n}$

From the equations above, it shows the similarity between the two logic required for a 1-bit adder and a 1-bit subtractor.

The correct question to be asked is what is the advantage of using the 2s complement method over the borrowing method in subtraction. The answer is that using the 2s complement method will enable us to use the same hardware for both addition and subtraction with an additional circuitry for complementor which is usually much smaller than adding another substractor as shown by the block diagram below:



[8.31]

Bit	S	a_2	a_1	a_0
Decimal weight	-8	4	2	1

[8.32] (a)

1 0 1 0 (10) × 1 0 1 1 (11) 1 0 1 0 1 0 1 0 1 1 0 1 1 1 0 (110)

(b)

1 1 1 0 (14) × 0 0 1 0 (2) 1 1 1 0 1 1 1 0 0 (28)

(c)

1011(11) × 0111(7) 1011 1011 1011 1001101(77)

(d)

0100(4) × 1011(11) 0100 0100 0101100(44)

[8.33]

0 0 1 1 0 1 0 0 (0x34) × 0 0 0 1 0 1 1 1 (0x17) 0 0 1 1 0 1 0 0 0 0 1 1 0 1 0 0 0 0 1 1 0 1 0 0 0 1 1 0 1 0 0 (0x4AC)


[8.34] (a)

 a_1 $a_0 \times$ a_2 b_{I} <u>b</u>0 c_2 c_1 C5 CA C3 a_2b_0 a_1b_0 a_0b_0 a_2b_1 a_1b_1 a_0b_1 a_0b_2 a_1b_2 a_2b_2 p4 p_o **p**5 p_3 p_2 p_1

 $p_{0} = a_{0}b_{0}$ $p_{1} = a_{1}b_{0} \oplus a_{0}b_{1} \oplus c_{1}$ $p_{2} = a_{2}b_{0} \oplus a_{1}b_{1} \oplus a_{0}b_{2} \oplus c_{2}$ $p_{3} = a_{2}b_{1} \oplus a_{1}b_{2} \oplus c_{3}$ $p_{4} = a_{2}b_{2} \oplus c_{4}$ $p_{5} = c_{5}$

Note that c_i are the carry bits from the previous bit in addition.


(b)




[8.35] Students who understand the concept of the transmission gate network well enough would be able to tell that there is something wrong about the question. Clearly, it would make more sense to design the transmission gate for the following functions:

$$F = x \cdot y + x \cdot z$$
 or $F = x \cdot y + x \cdot z$
rather than $F = x \cdot y + x \cdot z$


The first network below shows the transmission gate network for $F = x \cdot y + x \cdot z$:



The second network below shows the transmission gate network for $F = x \cdot y + x \cdot z$:




[8.36] $S = OPEN \cdot 0 + CLOSE \cdot$



[8.37]

$$s = \overline{c_{in}}(a \cdot \overline{b} + \overline{a} \cdot b) + c_{in} \cdot \overline{(a \cdot \overline{b} + \overline{a} \cdot b)}$$



[8.38] The only similarity there is between CMOS inverter and a transmission gate is that both require one nFET and one pFET to

implement. But there are many differences between the two as listed below:

- A transmission gate does not require a power supply (V_{DD}) but it requires another input to drive the output to the appropriate voltages when either of the FET's is turned on whereas an inverter uses a power supply or ground to drive the output.
- 2) A transmission gate requires the signal and its complement at the gate of an nFET and a pFET respectively whereas an inverter only require the same gate signal for both nFET and pFET. Thus, in terms of layout, there are two poly gates in a transmission gate while only one poly gate for an inverter.
- 3) In terms of circuit operation, both nFET and pFET will be turned on and off at the same time for a transmission gate whereas only one of the FETs is on for an inverter. (Note that during the switching period where the output is changing from logic high to low or vice versa, both FETs of an inverter will be turned on but only for a short period of time.)


arao bibo	1 A>B	A=6	A <b< th=""></b<>
0 0 00	0		0
0 0 0 1	0	0	İ
0 0 10	0	0	1
00 11		0	0
\sim \sim \sim \sim	0	1	0
0 1 10	0	0	
0 1 1 1	0	0	Ö
1000		0	0
1001	0	(0
1010	0	0	Ì
1100	1	\mathcal{O}	0
1101	1	0	0
1110		\mathcal{O}	0
((()		1	0

A=	a, at
	b, bo

A>B	a,ao	00	01		10
N/O	00	0	0	0	Ó
	01	Im	0	0	0
	10			0	0

$$AB = a_1 \overline{b_1} + a_0 \overline{b_1} \overline{b_0} + a_1 a_0 \overline{b_0}$$

$$A = B = (\overline{a_1 \oplus b_1}) \cdot (\overline{a_c \oplus b_c})$$



A<B= a,bi + aobibo + a, aobo

