

④ Why am I taking this course?

- Microcontrollers (especially 8051 family) are used to design many embedded systems such as automotive sys. network cards, telephone, etc...

④ 8051 family (developed by Intel.co)

- classic (> 15 years)
- most popular
 - many applications
 - many peripherals available
 - much development software available
- More than 150 variants of 8051 offered by more than 20 different vendors.
- > 126 million components sold annually

We will learn about what's inside, how to program, and how to design hardware around

These concepts that we will learn are fundamental to digital systems design, in general.

④ Quick Review on digital logic

Systems

2 Binary (base 2) : one binary digit \Rightarrow bit
 4 " " \Rightarrow nibble
 8 " " \Rightarrow byte

ex) $0010 \quad 1010_2$

- has 8 bits.
- has 2 nibbles
- has 1 byte.

Conversion to decimal (base 10).

- Consider weights of each digit.

$$\begin{array}{l} \text{Bin: } 0010 \quad 1010_2 = 32 + 8 + 2 = 42_{10} \\ \text{dec: } 128 \cancel{64} \textcircled{32} 16 \quad \textcircled{8} \cancel{4} \textcircled{2} 1 \end{array}$$

Decimal to binary? \Rightarrow Successive division algorithm.
(continuously divide by two)

$$\begin{array}{rcl} 2 \overline{)42} & \dots & 0 \\ 2 \overline{)21} & \dots & 1 \\ 2 \overline{)10} & \dots & 0 \\ 2 \overline{)5} & \dots & 1 \\ 2 \overline{)2} & \dots & 0 \\ 2 \overline{)1} & \dots & 1 \\ & \text{0} & \end{array} \Rightarrow 0010 \quad 1010_2$$

② Octal (base 8).

3 binary digits = 1 octal digit.

$$\begin{array}{c} = \quad 0010 \quad 1010_2 \\ \quad \boxed{0} \quad \boxed{5} \quad \boxed{2} \\ \quad \quad \quad = 52_8 \end{array}$$

★ Hexadecimal #. (base 16)

4 binary digits = 1 nibble = 1 hex digit.

ex) $\underbrace{0010}_2 \quad \underbrace{1010}_2$
 $2 \quad A_{16}$

If the default system data word size is 16 bits..
 (= 4 Hex digits)

ex) in C programming language

$\boxed{0X} \boxed{002A}$
 Hex prefix 16 bit data word, in hex.

in ASM (Intel-compatible assembler)

$002A \boxed{H}$
 Hex postfix.

★ Logic gates.

AND: $\begin{matrix} A \\ D \end{matrix} \Rightarrow \text{AND} \text{ symbol} \text{---} C$

Boolean equation

$$A \cdot B = C$$

OR: $\begin{matrix} A \\ D \end{matrix} \Rightarrow \text{OR symbol} \text{---} C$

$$A + B = C$$

XOR: $\begin{matrix} A \\ D \end{matrix} \Rightarrow \text{XOR symbol} \text{---} C$

$$A \oplus B = C$$

NOT: $A \rightarrow \text{NOT symbol} \text{---} B$


$$\bar{A} = B$$

T.T.


A	B	C
0	0	0
0	1	0
1	0	0
1	1	1

A	B
0	1
1	0

④ DQ flip-flop. (positive-edge-triggered)





$D(t)$	$Q(t+1)$
0	0
1	1





⑤ Register : a logic element to store an n-bit binary word.



ex) 8 bit register




type 2 register with OE (output enable) and load (load register) signals.



type 2 register with load & clk.



Bus (communication lines).




CNTRL	abus
0	2AH
1	00H

⇒ allows devices to share bus!

(5)

⊛ Decoder


2 to 4 decoder



E	S ₁	S ₀	b ₀	b ₁	b ₂	b ₃
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1
0	X	X	0	0	0	0

→ ~~hand-drawn & explain!~~

⊛ Mux




\overline{CS}	S ₁	S ₀	Y
0	0	0	b ₀
0	0	1	b ₁
0	1	0	b ₂
0	1	1	b ₃
1	X	X	High Impedance

also



⊛ ALU

ex)




S ₀	S ₁	OP
0	0	ADD
0	1	SUB
1	0	AND
1	1	OR

⑥

① ROM

permanent

storage of data



stores 2^n 8-bit datums.

ex) $4K \times 8$ for $n=12$.

chip select. if $\overline{OE} = 0$, then the ROM is enabled.

Output Enable. If $\overline{CS} = 0$, then the output word becomes available


ex)	Address	data word
	000H	2AH
	001H	42H
	002H	00H
	\vdots	\vdots
	FFFH	FAH

① $A = \text{FFFH}$, $\overline{OE} = 0$ and $\overline{CS} = 0 \Rightarrow Y = \text{FAH}$.

② $\overline{OE} = 1$ or $\overline{CS} = 1$, then $Y = \text{high impedance}$.

⑦

RAM



\overline{CS}	\overline{WR}	\overline{RD}	
1	X	X	Do nothing $Y = \text{high impedance}$
0	0	1	Write I to address location A . $Y = \text{high impedance}$
0	1	0	$Y = \text{value at loc } A$.
0	0	0	not used
0	1	1	do nothing, $Y = \text{high imp.}$

★ Memory characteristics.

★ Registers - small, fast, temporary storage and usually on-chip.

★ RAM - large, slow, Volatile, on or off chip.
↓
than register.

★ ROM - non-volatile, ↑ slow, large mem.

Types: EPROM (Electrically programmable ROM)
 can be ^{entirely} erased with UV light
 fast read.

⑧

EEPROM (Elec Erasable PROM)

er. write - simple address electrically.

FLASH


block-wise erase (one or more blocks erased at a time)

>

Address decoding: Allows $\mu\text{cont}/\mu\text{proc}$ to "talk" with only one device at a time.


A μcont often needs to talk to several devices through a single port (or bus)

ex)



How? \Rightarrow Address decoding.

Method 1: Direct connection




$$\text{Size } 2^{15} = 1048 \times 8 = 8K$$

Device	enabling addr	addr space.	used addr.
	$A_{15} \ A_{14} \ A_{13} \ A_{12} \ \dots \ A_0$		
8K X8	1 1 0 X ... X	0XC000 ~ 0XDFFF	8K
1K X8	1 0 1 X ... X	0XA000 ~ 0XBFFF	8K
1 X8	0 1 1 X ... X	0X6000 ~ 0X7FFF	8K
	0 0 0		
not used.	0 0 1		
	0 1 0		
	1 0 0		

WE need $8K + 1K + 1 \approx 9K$

used $8K \times 3 = 24K \leftarrow \approx 15K \text{ addr space wanted.}$

Method 2: decoder (advanced & more efficient method)




Size(B)	Device	addrs	addr space	used
8K	ROM1	000 X...X	0X0000 ~ 0X1FFF	8K
1K	2	001 X...X	0X2000 ~ 0X3FFF	8K
:	:	:	:	:
1K	"f	110 X...X		
1	REG	111 X...X	0XE000 ~ 0XFFFF	8K


ex) 74 LS 138. (typo. 1st page OE → CS for RAMs)

① $A=0 \ B=0 \ C=0$ (f $\overline{G_2A} \cdot \overline{G_2B} \cdot \overline{G_1}$)
 ⇒ RAM0 enabled

② 1 1 1 ⇒ REG enabled



method 3 : Customized decoding circuit or PLA
 (very precise but costly)



① μ Ps vs. μ Cs.

μ Ps: single-chip CPUs used in μ computers.

μ Cs: performing "control" functions by interfacing with the "real world" to turn devices on & off and to control conditions.

② 3 main differences.

① HW architecture.

μ P is a single chip CPU.

μ C contains μ P, RAM, ROM, I/O interface, timer, interrupt scheduling circuitry, etc...

② Applications.

μ Ps for Arithmetic & logic ops. (information processing)

μ Cs for "control" I/O devices in real time.

③ Inst set features.

μ Ps \Rightarrow processing intensive Inst set.


μ Cs \Rightarrow control intensive inst set.

★ Slides & handouts can be downloaded from BB.

★ WIMP51 - Weekend Instructional Micro Processor ; an 8051 subset.

★ hand-out WIMP51 architecture

The programmer sees WIMP51 as a collection of registers. \Rightarrow refer to as the programmer's model.



① 8-bit Accumulator (A or ACC)

② 8-bit registers R0 to R7

③ 8-bit program counter (PC)

④ Carry flag (C) - Used to store the carry out bit of an addition

⑤ Zero flag (Z) - If Acc is \emptyset then $Z=1$
If not $Z=0$


\Rightarrow All Acc bits NOR'ed together.

⑥ 8-bit AUX register.

⑦ IR register : stores one instruction at a time.

⑤ WIMP51 Control Unit.

- Simple state machine with three states.
- Fetch : fetch one inst from external inst mem.
- Decode : decode the inst to determine what must be done
- Execute : execute the inst
- For WIMP51, each state takes 1 clock cycle.
- A complete loop is called an instruction cycle.




⑤ Details on inst cycle.

Fetch cycle: the current instruction indicated by PC is fetched from code memory and stored into the inst reg (IR).

Decode cycle: the inst is decoded and any required operands are fetched from memory or from the reg file. (called data fetch)

Exec cycle: the inst is executed. A result may be stored in a register or the ACC updated.


⊛ WIMP51 Inst cycle Control unit (CU)



Where 0 - Fetch 1 - decode and 2 - Execute.

⊛ Fetch cycle step 1: $\text{addr} \leftarrow \text{PC}$

When the CU state machine is in Fetch cycle, $\text{PSEN} = 0$, when the active-low signal PSEN goes low (≈ 0), the addr bus (addr) is driven with the contents of the PC.



⇒ We have enable signal 0 for the memory & addr to access the memory.

Note that PC is 8-bit & addr bus is 15-bit.

⇒ If $\text{PC} = 0000\ 1111$ then $\text{addr} = 0000\ 0000$

0000 1111

'0' is used to pad out.


⇒ Since addr is 15-bit, 32KB memory can be used.

(15)

④ Fetch cycle step 2 $IR \leftarrow \text{data}$

$$\approx IR \leftarrow C(addr)$$


↓
contents of the addr location.



∈ this must be done to latch the register (positive edge triggered register).

② $PC \leftarrow PC + 1$.

④ while the next inst is being fetched the PC ALU control signal is set to PC-INC so that the PC will be incremented at the end of the fetch cycle.



pcalc-op = PC-INC

④ What if we want to "Jump"? AUX is used.
 $PC \leftarrow PC + AUX$ & $pcalc-op = PC-ADD$

④ Decode cycle

Control Unit.

The rising clock cycle which causes the CU state machine to transition from the fetch to decode also latches the new inst into the IR.

Then inst decoder logic decode the inst.
(not shown in the diagram)

⑤ Inst set of WIMP51

ASL code	Op code	8bit immediate data D	meaning
MOV A, #D	0111 0100	d...d	$A \leftarrow D$
	74H		
load & add immediate insts (2nd byte must be fetched)			
ADDC A, #D	0011 0100	d...d	$C, A \leftarrow A + D + C$
	34H		
register destination inst.			
MOV R _n , A	1111 1nnn		$R_n \leftarrow A$
	F8 ~ FFH		
register source inst			
MOV A, R _n	1110 1nnn		$A \leftarrow R_n$
	E8 ~ EFH		
ADDC A, R _n	0011 1nnn		$C, A \leftarrow A + R_n + C$
	38 ~ 3FH		
ORL A, R _n	0100 1nnn		$A \leftarrow A \text{ or } R_n$
	48 ~ 4FH		

⑦

ANL A, Rn 0101 1nnn $A \leftarrow A \text{ and } Rn$
58 ~ 5FH

XRL A, Rn 0110 1nnn $A \leftarrow A \oplus Rn$
60 ~ 6FH

SWAP A 1100 0100 $A \leftarrow A_{(3:0)} \& A_{(7:4)}$
C 4H Swap two nibbles in A.

CLR C 1100 0011 $C \leftarrow 0$
C 3H

SETB C 1101 0011 $C \leftarrow 1$


SJMP rel \rightarrow relative offset 1000 0000 $\xrightarrow{8\text{-bit}}$ a...a $PC \leftarrow PC + rel + 2$
8 0H

to skip the current inst

ex) The label "stop" is assigned to an inst at program mem location 0123H. The inst SJMP stop assembles into location 0100H.

After the inst is executed, the PC contains the value 0123H.

$$\Rightarrow \text{rel? (rel offset or rel addr)} \\ 0123H - 0100H - 2H \\ = \textcircled{21H}$$



$L \quad JZ \quad rel \quad 0116 \quad 0000 \quad a \dots a \quad pc = pc + rel + 2$
 if $Z = 1$
 \downarrow
 $ACC = 0.$

⑤ Decode cycle : Immediate source. (Immediate mode
S ← r15 + 5)


ex) Mov A, #05h.

→ This inst moves data word 05h from the mem to Acc.

The inst (called opcode) mov is encoded as
011 0100₂ or 74_h.

① When the CU decodes this inst, it will drive PSEN low to cause a second byte to be fetched from memory. ② $PC+1$ is used to address the data.

③ The Aux mux control line is set to 0. to cause the AUX register to latch the data bus on the next rising clock edge. In this case the second byte is 0000 0101, or 05h.



Decoder cycle : register source (register source bus)

ex) MOV A, R5


⇒ move contents of R5 to Acc.

IR contains 1110 1101₂ or EDh

① The lower three bits are used as reg-sel input to the reg file, to select R5 in this case.

② reg-in for Aux Mux is set to 1 to select reg file output.

When Aux-we = 1, the value of R5 will be latched into the AUX reg.



Execute cycle: register & immediat source insts.


⇒ The Aux register contains some value from either mem or reg file.

ex) MOV A, R5.

During the execute cycle, the operand which was fetched is now available on the AUX output bus. (FAH)

ALU is to be set up to pass the Aux output to the ACC. (alu-op = PASS-AUX must be used)

Next positive-edge (acc-we = 1) the value (FAH) will be latched in to ACC.




ex) ADDC A, R5.

suppose the current value of A is 01H

R5 is 02H

C is 1

alu-op = ADD-AUX must be used.



① ALU adds up Aux, C, Acc \Rightarrow 04H.

② Next positive edge latches the value into ACC = 04H.


Execution cycle for jump insts.

loop: STMP loop
 ↙ ↓
 label for jump insts. This inst jumps to inst labeled by loop.
 \Rightarrow This inst jumps to itself.

For a jump inst, the value of the AUX register is added to the value of the PC.

Next rising clock edge, the PC will be updated.

Since jump insts are two bytes long, $PC \leftarrow PC + 2$ must be done before the value of AUX is added.



for loop: JMP loop ASM program, PC is initially 00H

then $PC + 2 + 1 \text{ AUX}$ must be 00H. So, it can jump to itself. so, AUX value must be FEH. (since $02h + \text{FEH} = 00h$ and $c=1$).
 $\hookrightarrow -2$ in 2's complement #

\Rightarrow So, loop: JMP loop is encoded as .


$\underbrace{80}_{\text{opcode}}$
 $\underbrace{\text{FEH}}_{\text{rel addr}}$

⊕ WIMP51 timing


- ① Regs get loaded by rising edge at end of cycle.
- ② Each inst lasts ~~three~~ clk cycles (F, D, E)
- ③ Each inst cycle consists of a F, D, E clock cycle.
- ④ True 8051 is similar but more options so more complex (12 or more clock cycles per inst).

⇒ from the WIMP51 slides on P13.

ex) SETB C (D3h)



MOV A, #01H (74 01H)




⊛ Rapid prototyping concept for WIMP51

- Timing diagrams generated by a simulator.
- Simulator executes a model of WIMP51.
- Model is written in VHDL.
- VHDL can be used to synthesize WIMP51 hardware.
- Simulation models let us 'try out' a design before committing to HW.
- We can simulate HW, SW, or both

⊛ WIMP51 ^{Assembly} programming

ex> Calculate $2+1$

addr	label	Inst	Machine code	
0000h		MOV A, #01h	74 01) load '1' to R0.
2h		MOV R0, A	F8	
3h		MOV A, #02h	74 02	- load '2' to ACC
5h		CLR C	C3	- clear C
6h		ADDC A, R0	38	- ADD R0 & ACC
7h		MOV R1, A	F9	- load '3' to R1
0008h	Stop:	STMP Stop	80 <u>FEh</u>	- Stop.



⊛ $08h + 02h + \text{reladdr} = 08h$
 So, $\text{reladdr} = \text{FEh}$. (-2_{16})
 (of course, C becomes 1).

⊛

⊛ "branch to self"
 halt WIMP51 program
 since WIMP51 does not have 'halt' inst.

Summary of changes in Regs.

Fasts	PC	R ₀	R ₁	Acc	C
MOV A, #01H	0	X	X	X	X
MOV R ₀ , A	2	X	X	01H	X
MOV A, #2H	3	01H	X	01H	X
CLR C	5	01H	X	02H	X
ADDC A, R ₀	6	01H	X	02H	0
MOV R ₁ , A	7	01H	X	03H	0
Stop: SJMP Stop	8	03H	03H	03H	0

ex) 3 X 5 with loop.

⇒ can be done by adding 5 to itself three times.

MOV A, #0 ← decimal immediate value.

MOV R₀, A

← R₀ is used to hold the product

MOV A, #3

MOV R₁, A

← R₁ is loop counter.

loop: MOV A, #5

ACC = 5

CLR C

C = ∅

ADDC A, R₀

) R₀ = R₀ + 5

MOV R₀, A

MOV A, R₁

Counter = Counter - 1

CLR C

two's complement #. (-1₁₀)

ADDC A, #0FFh

MOV R₁, A


JZ stop

if counter = 0, goto stop

SJMP loop

if not, loop.

stop: SJMP stop



Quiz #1 (2-3-03) (20pts)

Consider the following WEMPSI ASM program.

Mov A, #10	0111 0100 1000 1010 (740Ah)
MOV R0, A	1111 <u>1000</u> (F8h)
MOV A, #5	0111 0100 000 <u>0101</u> (7405h)
CLR C	1100 0011 (C3h)
ADDC A, R0	0011 <u>1000</u> (38h)
MOV R1, A	1111 <u>1001</u> (F9h)
MOV A, #6	0111 0100 0000 0110 (7406h)
ADDC A, R1	0011 <u>1001</u> (39h)
STOP SJMP stop	1000 0000 <u>1111 1110</u> (80FEh)

≈ -2 in 2's complement

① Write down the machine code for this program.

② List all registers that are used by this program contents for each inst (after execution).

PC	R0	R1	Acc	C
0	x	x	x	x
2	x	x	0Ah	x
3	0Ah	x	0Ah	x
5	0Ah	x	15h	x
6	0Ah	x	05h	0
7	0Ah	x	0Fh	0
8	0Ah	0Fh	0FA	0
10	0Ah	0Fh	06A	0
11	0Ah	0Fh	15A	0



HW #2.

Consider the WIMP51 ASM program which calculates 3×5 .

- 1) Write down the machine code for the prog (30p)
- 2) How long does it take to execute the prog (20p)
in clock cycles?
- 3) List all registers that are used by this (30p)
program and list their contents after each
inst is executed.

⊛ The 8051 - Hardware summary (ch2).


⊛ Handout 1 - 8051 Architecture.

- Diagram shows basic architecture of the 8051 MC.
- The CPU, central processing unit, is the processing core of the MC.
- In addition to CPU, most MC's also have internal osc., ROM, RAM, I/O ports, serial ports, internal hardware timers.

⊛ 8051 family characteristics

	typical
✓ 0 ~ 32K internal ROM (code)	4K
✓ 4 ~ 1024 bytes internal RAM (data)	128B
✓ 0 ~ 16M external code space	64K
✓ " " data "	64K
✓ 1 ~ 6 8-bit I/O ports	4
✓ 0 ~ 4 16-bit timer/counters	2
✓ Serial communications interface	1 UART
⇒ Universal Asynchronous Receiver - Transmitter.	
✓ Boolean processor (operates on single bits)	ALL
✓ Internal bit-addressible memory	210 bits
✓ 4μs mult/div instruction	2
✓ 1 ~ 10 2-level ext interrupts	2
✓ 1 ~ 40 internal interrupts	2
✓ 0 ~ 40 MHz clock	1 MHz
✓ 1.8 ~ 5.5V operation	5V
✓ 6 ~ 12 clock machine cycle	12 clock


8051 Architecture



⑧ 8051 pins


clock XTAL 1 & XTAL 2

① Method 1 - using on-chip oscillator.



2 stabilizing capacitors
+ 1 crystal needed.


② Method 2 - using external clock source
(called TTL (Transistor-Transistor Logic)
Clock - 0V for logic 0 and 5V for logic 1)



• \overline{PSEN} (29) (program store enable) -
goes low to fetch external code. (like $\overline{MEMPS1}$)

• ALE (30) Address latch enable)
tells external device to latch
onto address. (will be discussed later on).

PINOUT



Alternate pin functions for port pins

BIT	NAME	BIT ADDRESS	ALTERNATE FUNCTION
P3.0	RXD	B0H	Receive data for serial port
P3.1	TXD	B1H	Transmit data for serial port
P3.2	INT0	B2H	External interrupt 0
P3.3	INT1	B3H	External interrupt 1
P3.4	T0	B4H	Timer/counter 0 external input
P3.5	T1	B5H	Timer/counter 1 external input
P3.6	WR	B6H	External data memory write strobe
P3.7	RD	B7H	External data memory read strobe
P1.0	T2	90H	Timer/counter 2 external input
P1.1	T2EX	91H	Timer/counter 2 capture/reload

• \overline{EA} ③ (External access)


$\overline{EA} = 0$: access (only) external mem (code)
 $\overline{EA} = 1$: use internal mem, when possible (code)

• RST ④ (Reset)


RST = 1 for 2 clock cycles - reset

RST = 0 - normal operation

① Method 1 - Manual reset.



② Method 2 - power-on reset.



• Power connections.

Vcc (40) +5V.

Vss (20) Ground.

• Port 0. (32 ~ 39) General purpose I/O or Multiplexed address/data

• Port 1. (21 ~ 28) General purpose I/O or address (upper byte)

• Port 2. (1 ~ 8) : G. P. I/O or sometimes timer 2.

• Port 3. (10 ~ 17) : G. P. I/O or other functions (see 8051 handout).

★ Port pin naming convention.

P0.1 — Pin 1 of port 0.


★ I/O Port structure.

① 32 pins are allotted for 4 eight bit I/O ports.
— P0, 1, 2, 3.

② At power-on all are output ports by default.

③ To configure any port for input, write all 1's

(0xFF) to the port.



① For Input. Write all 1's to the port.
 $b = 1.$

So, $Q = 1$

$\bar{Q} = 0$

$M1 = \text{OFF}.$

\Rightarrow Read pin asserted by read inst.

② For output

Write 1 to $b \rightarrow \bar{Q} = 0 \rightarrow M1 = \text{off}$

\rightarrow pullup "pulls" output weakly high (1)

\leftarrow Write 0 to $b \rightarrow \bar{Q} \rightarrow 1 \rightarrow M1 = \text{on}$

can damage the
 M1 if
 P1.X is VCC

\Rightarrow So, 10KΩ resistor \rightarrow tran pulls output strongly low (0).
 is needed.


35

ex) 8051 Assembly program for I/O port.


MOV A, #55H	MOVE 55H to A
MOV P0, A	write A to P0
MOV P1, A	
MOV P1, #0AAH	immediate move is possible.
MOV P0, #0FFH	configure P0 for input
MOV A, P0	read from P0.

⊛ Memory Organization.

8051 implements a separate mem space for code & data.




P3.6 : external data mem read strobe
P3.7 : " " write "



⊙ Internal RAM
handout.

⊙ Internal RAM 00H ~ FFH



INTERNAL RAM

Byte address	Bit address
7F	General purpose RAM
30	Bit addressable locations
2F	
2E	
2D	
2C	
2B	
2A	
29	
28	
27	
26	
25	
24	
23	
22	
21	
20	
1F	Bank 3
18	
17	
10	
0F	
08	
07	
00	

RAM

Byte address	Bit address
FF	B
F0	
E0	
D0	
B8	
B0	
A8	
A0	
99	
98	
90	
8D	
8C	
8B	
8A	
89	
88	
87	
83	DPH
82	
81	
80	

SPECIAL FUNCTION REGISTERS

ex) direct addressing.

MOV A, 42H

$\hat{A} \leftarrow \text{MEM}(42H)$
Move contents of mem(42H) into A.

ex) indirect addressing

MOV R0, #42H

R0 \leftarrow #42H

MOV A, @R0

move contents of location pointed by R0 into A

$A \leftarrow \text{MEM}(\text{MEM}(R0))$

⊕ Bit addressable RAM space. 20H-2FH.

Individual bit has bit address 00H-7FH.

ex) Setb 67H

⇒ mem bit at 67H becomes 1.

ex) "bit address 67H" is the MSB at

"byte address 2CH"

so, to set bit 67H.

(
MOV A, 2CH
ORL A, #1000 0000B
MOV 2CH, A

bit pattern

ex) what inst would be used to set bit 3 in byte address 25H?

Set B 25H

39

Note that the LSB is bit 0.

⊛ Register banks.

8051 has 8 regs: R0~R7

By default 00H~07H are used.

To allow context switching, 8051 has 3 more banks
 ↓
 used to quickly switch between subroutines.

1F	R7	Bank 3
18	R0	
17	R7	Bank 2
10	R0	
0F	R7	Bank 1
08	R0	
07	R7	Bank 0
00	R0	

← default bank

EX)

default bank's
 ↓ R0.

	bank 0	bank 1	bank 2	bank 3
MOV A, <u>R0</u>	MOV A, 00H	MOV A, 08H	MOV A, 10H	MOV A, 18H

specific bank can be selected by.

EX) what is the addr of reg 5 in reg bank 3?
 ⇒ 1CH.

indirect: General Purpose Reg.
 → direct: SFR.

⊛ Special function registers (80H~FFH).

See internal RAM handout.

Not just a mem location - a reg serving a specific function

They don't take up the entire memory space.

SFRs ending w/ 8 or 0 are bit addressable

$$\textcircled{*} (\text{DPH} + \text{DPL}) = \text{DPTR} : \text{data pointer (16 bit)}$$

: Used to access external code or data mem.

ex) Write 55H into ext. RAM location 1000H.


Mov A, #55H load ^{immediate} data 55H to A.

Mov, DPTR, #1000H load 1000H to DPTR

MovX @DPTR, A Move contents of A to
 Mem (DPTR).

Move inst for external data mem

⑤ PSW - Program status word. (DOH)



- CY : carry flag : set when carry out from bit 7 of ACC.

ex)

ex)

	ACC	C
	1111 1111	0
	<u> +1 </u>	
ADD A, #1	0000 0000	1

Diagram illustrating the addition of 1 to the Accumulator (ACC) and the resulting carry (C). The initial state shows ACC = 1111 1111 and C = 0. The instruction ADD A, #1 is executed, resulting in ACC = 0000 0000 and C = 1.

- Binary coded decimal
- AC - Auxiliary carry set for BCD values
 set if ① a carry was generated out of bit 3 to bit 4
 or ② if lower nibble is AH ~ FH.
 ↓
Invalid BCD value

ex) MOV R5, #2
 MOV A, #9
 ADD A, R5
 ⇒ AC? Acc?

R5:	0000	0001
A:	0000	1001
A:	0000	1010

✓
 Acc = 0AH & AC = 1. Since AH is not a valid BCD value

DA A (decimal adjust acc) brings results greater than 9 back into range.

ex) A: 0000 1010

DA A makes A ...

0001 0000 = 10H
 which is 10₁₀ in BCD format.

④

- FO ~ General purpose flag
- RSI, RSO - Register bank select

RS1	RS0	Bank
0	0	0
0	1	1
1	0	2
1	1	3

ex) The following insts enable reg bank 3
and then move the content of R7
(Byte addr 1FH) to ACC.

```
SETB RSI
SETB RSO
MOV A, R7
```

ex) to select Reg bank 2....

```
SETB RSI
CLR RSO.
```

- OV - overflow : Set after an addition or subtraction operation if there was an overflow (out of range of +127 ~ -128).
⇒ note that MSB is 0 ⇒ positive
" 1 = negative.

$$\begin{array}{rcl}
 \text{ex)} & 0F & = 15_{10} \\
 & + 7F & = 127_{10} \\
 \hline
 & 8E & = -116_{10}
 \end{array}$$

$\xrightarrow{\text{two's complement \#}}$

\Rightarrow OV bit is set

ex) MOV R7, #0FFH
 MOV A, #0FH
 ADD A, R7

$$\begin{array}{rcl}
 & FFH & = -1_{10} \\
 + & 0FH & = 15_{10} \\
 \hline
 \textcircled{1} & 0EH & = 14_{10} \quad \leftarrow \text{valid result.}
 \end{array}$$

\Rightarrow OV = 0, ACC = 0EH, C = 1

- P ~ parity bit : Set to:

1 ~ odd # of '1's in Acc }
 0 ~ even # " " }

\Rightarrow So, the # of 1's in the Acc + P is always even!

ex) A has 10101101B
 then P is set to 1.

\Rightarrow most commonly used to in conjunction with serial port

routine for error checking.

Ex) PSW = 0000 0000B
 what is PSW after execution

MOV A, #9DH
 ADD A, #BBH

```

      1 0 0 1 1 0 1
    + 1 0 1 1 0 1 1 0
    -----
    1 0 1 0 1 0 0 1 1
    
```

- #
 - #
 + #

⊗ Since Acc has four ones.

CF	AC	FO	PSI	RSO	OV	-	P
1	1	0	0	0	1	0	0

↓
 C4H




FIGURE 2-8
Accessing external code memory




FIGURE 2-11
Interface to 1K RAM

④ See handout Fig 2-8 (textbook)

⑤ Accessing ext code mem.

⑥ Port 2 is used as AH (address high 8 bits)

⑦ (Port 0 is used as AL (" low ")
and data.


If port 0 is used as AL, ALE (addr latch enable) must be high.

If ALE \downarrow , level-triggered latch 74HC 373 latches lower 8-bit addr and forward it to A0 ~ A7.

0) ALE, \overline{PSEN} both high to find the addr location

1) Write address

$P0 = PCL = AL$
 $P2 = PCH = AH$
ports Program Counter contents address bus contents



2) latch AL externally when ALE \downarrow .
(74HC 373 is level triggered).

3) P0 ready for input if reading

4) $\overline{PSEN} \rightarrow$ low, then data read at 8051.

\rightarrow repeat for 2nd byte. (most insts are 2 bytes
8051 always fetch 2 bytes at a time) ④

⇒ If 1 byte inst, fetch 2 more dummy byte.

⊛ Accessing ext RAM (data mem)

- 0) \overline{RD} , \overline{WR} high
- 1) $P_0 = DPL = AL$
 $P_2 = PPH = AH$ } DPTR → data pointer
- 2) latch AL externally when ALE ↓
- 3) P_0 ready for input if reading
if writing : $P_0 =$ data written
- 4) $\overline{RD} =$ low if reading
 $\overline{WR} =$ low if writing

⊛ Read time for ext code mem.


For 8051...

1 machine cycle = 6 states

1 state = 2 clock cycles

⇒ 1 machine cycles = 12 clock cycles.
= 12 MHz is 1 μ s.

1 inst (instruction cycle) takes 1 ~ 4 machine
cycles \approx 12 - 48 clock cycles.



Note: PCH = Program counter high byte
PCL = Program counter low byte

FIGURE 2-9
Read timing for external code memory




FIGURE 2-10
Timing for MOVX instruction