# CpE 313: Microprocessor Systems Design

# Handout 04 MIPS Architecture

September 09, 2004 Shoukat Ali

shoukat@umr.edu



### **Credits**

- Mazin Yousif, Intel
- EECS @ Berkeley
- Prof. Jung-Min @ Virginia Tech


### Introduction

- MIPS ISA
  - MIPS = Microprocessor without Interlocked Pipeline Stages
  - microprocessor architecture developed by MIPS Computer Systems Inc.
  - used by NEC, Nintendo, Silicon Graphics, Sony
  - one of the first RISC designs
  - design goal: maximize performance and minimize cost
  - 32-bit architecture
    - all ALU operations are conducted on 32-bit long words
      - 32-bit addition, subtraction, etc.

3

### MIPS Overview - Load/Store Architecture

- 31 x 32-bit GPRs (R0=0)
- 32 x 32-bit FP regs OR 16 64-bit double precision FP registers
- HI, LO (special purpose registers)



### food for thought

- what if the result of an integer operation is too big to fit into the 32 bits of a register?
- what if it is too small?
  - how does the CPU fill extra space?
- value of R0 is always ZERO
  - will discuss how this helps later
- just 32 registers? why not more? aren't "lotsa registers" better?
  - trade-off: more the registers, more the bits needed to address them. IN ADDITION, more the time needed to reach a register

# MIPS Overview – Data Types & Addressing Modes

- data types
  - 8-bit bytes, 16-bit half words, and 32-bit words for integer data
  - 32-bit single precision and 64-bit double precision for FP data
- every operation modifies all 32-bits of the result register
- what if the CPU fetches only one byte into a register?
  - how do we fill up the extra register space?
- addressing modes
  - only provides immediate and displacement addr modes
    - e.g., add R1, R2, #30 ... or ... "load" R1, 100(R2)
  - "you said register indirect was also important"
    - achieved by setting displacement value to 0 in disp addr mode
  - what about absolute addressing mode?
    - achieved by using R0 in disp addr mode

5

### **MIPS Overview - Instruction Format**

- all instructions are 32 bits long!
  - easy to \_\_\_\_\_
- since only two addressing modes, they are encoded in the opcode
  - opcode ends in "i" for immediate mode
    - add versus addi
- MIPS requires different kinds of instruction formats for different kinds of instructions
  - R-type (register)
    - for register arithmetic instructions
  - I-type (immediate)
    - for data transfer instructions, conditional branches
    - instructions w/ immediate operands
  - J-type (jump)
    - for unconditional jump instructions

### **MIPS Arithmetic**

- exactly three operands: all must be registers
  - no memory-memory or register-memory ALU operations
    - load/store architecture!!
- operand order is fixed
  - destination, source operand 1, source operand 2
  - example: add \$1,\$2,\$4
    - convention: put a \$ sign before the register name
  - example: add \$1,\$2,\$zero (trick for mov)

R-type instruction 6 5 5 5 5 6

Opcode rs rt rd shamt funct

Register-register ALU operations: rd -- rs funct rt
Function encodes the data path operation: Add, Sub, ...
Read/write special registers and moves

- opcode: basic operation of the instruction
- rs: 1st reg source operand
- rt: 2nd reg source operand
- rd: reg destination operand
- shamt: shift amount
- funct: function code, selects specific variant of opcode


7

### MIPS Arithmetic Instructions: Add/Subtract

Instruction	Example	Meaning	Comments
add	add \$1,\$2,\$3	\$1 = \$2 + \$3	3 operands; exception possible
subtract	sub \$1,\$2,\$3	1 = 2 - 3	3 operands; exception possible
add immediate	addi \$1,\$2,100	\$1 = \$2 + 100	+ constant; exception possible
add unsigned	addu \$1,\$2,\$3	\$1 = \$2 + \$3	3 operands; no exceptions
subtract unsigned	subu \$1,\$2,\$3	1 = 2 - 3	3 operands; no exceptions
add imm, unsign.	addiu \$1.\$2.100	\$1 = \$2 + 100	+ constant: no exceptions

- arithmetic operations can create results that are
  - too big to fit in 32 bits
    - called overflow
    - an exception must be raised by the CPU when overflow happens
  - too small to fit in 32 bits
    - need to sign or zero-extend
- why do we need unsigned add/subtract?

# **MIPS Arithmetic Instructions: Multiply/Divide**




- HI and LO are two special 32-bit registers just used to hold multiply/divide results
  - why special? only four instructions can access HI,LO
- multiplying an m-bit number with an n-bit number:
  - result is m+n bits
  - how do we ensure that multiplying two #s gives a 32-bit number? (why 32-bit?)
    - by ensuring \_


Instruction	Example	Meaning	Comments	
multiply	mult \$2,\$3	Hi, Lo = $2 \times 3$	64-bit signed product	
multiply unsigned	multu \$2,\$3	Hi, Lo = $2 \times 3$	64-bit unsigned product	
divide	div \$2,\$3	$Lo = $2 \div $3,$	Lo = quotient, Hi = remainder	
		$Hi = $2 \mod $3$		
divide unsigned	divu \$2,\$3	$Lo = $2 \div $3,$	Unsigned quotient & remainder	
		$Hi = $2 \mod $3$		
Move from Hi	mfhi \$1	\$1 = Hi Used t	o get copy of Hi	
Move from Lo	mflo \$1	\$1 = Lo Used t	o get copy of Lo	
				9


# **Some MIPS Logical Instructions**

Instruction	Example	Meaning	Comment
and	and \$1,\$2,\$3	\$1 = \$2 & \$3	3 reg. operands; Logical AND
and immediate	andi \$1,\$2,10	\$1 = \$2 & 10	Logical AND reg, constant
shift left logical	sll \$1,\$2,10	\$1 = \$2 << 10	Shift left by constant
shift right logical	srl \$1,\$2,10	\$1 = \$2 >> 10	Shift right by constant
shift right arithm.	sra \$1,\$2,10	\$1 = \$2 >> 10	Shift right (sign extend)

no sign-extension for operations like andi!







# Break!

### **MIPS Convention for Register Names** format: register number, name, usage 0 zero constant 0 16 s0 callee saves at reserved for assembler ... (callee must save) v0 expression evaluation & v1 function results 24 t8 temporary (cont'd) 4 a0 arguments 25 t9 5 26 k0 reserved for OS kernel a1 6 a2 27 k1 28 gp pointer to global area **a3** t0 temporary: caller saves 29 sp stack pointer (callee can clobber) 30 fp frame pointer 31 ra return address (HW) 15 t7 15

### **Procedure Calls and Returns**

```
main() {
    int i,j,k,m;

    j = 30;

    k = 20;

    i = sum(j,k);


    /* other instructions */;

    m = sum(i,i);

}

int sum (int addend1, int addend2){
    int sum;

    sum = addend1 + addend2;
    return sum;
}
```



```
Procedures - Example
... sum(j,k);... /* j,k:$s0,$s1 */
}

C

int sum(int x, int y) {
    return x+y;
}

address

1000 add $a0,$s0,$zero # x = j
    1004 add $a1,$s1,$zero # y = k
    1008 jalr sum #$ra=1012 and jump to sum
    1012 add $t0,$t0,$t1
    1016 ...
2000 sum: add $v0,$a0,$a1
    2004 jr $ra
```

# **Procedure Call Bookkeeping**

- before jumping to procedure
  - put the arguments of procedure in registers \$a0, ..., \$a3
  - save the return address in \$ra
- while in the procedure
  - <refer to chalkboard>

- before returning from procedure
  - put the results in registers \$v0 and \$v1

19

## **Procedure Call Bookkeeping**

- before jumping to procedure
  - put the arguments of procedure in registers \$a0, ..., \$a3
  - save the return address in \$ra
- while in the procedure
  - use registers \$t0, ..., \$t7 for local variables
  - could also use \$s0, ..., \$s7 if needed, but must restore \$s0, ...,
     \$s7 to original values before returning to main program
    - this approach is known as \_\_\_\_\_
  - why not save restore \$t0, ..., \$t7 as well?
    - \$t0, ..., \$t7 are "caller saved"
- before returning from procedure
  - put the results in registers \$v0 and \$v1