CpE 111- Chapter 5: 11Was 5.2, 5.3, 5.6, 5.9, 5.12

5.2 G! dragram & TT

F VHDL enlity & architecture
S! a [Excl-2]—g a

0

0

000-10

entity Excl-2 is

port (a,b: in bit;

g: ost bit);

end Excl-2;

architecture Internal of Excl-2 is end Internal d;

5.6 G. 
$$f < = (a \text{ and } b) \text{ or } (c \text{ and } (w \text{ xor } z))^a$$
,

F: simplest boolean equation

S:

 $f = a \cdot b + (c \cdot (w \oplus z))$ 

```
590 Diagram
F: VHO2 1, sting that describe arout
  S' entity Lagic-circuit is
         port (a,b,c,d,e: in bit;
Detect : out bit);
    anchitecture Dasic of Logic circuit is
Detect <= ((a and b) or c) nand (d or e);
     end Basic;
5/12 G' diagram
    F. VHOZ 11sting using vector statements
   entity Logic - box is
port (a, b: in bit-vector (3 downto 0))
            (Out_1, out-2: out bit);
   end Logic-box;
   archiledone Basic of Logic-box is
        Out_1 <= (a(3) xor b(3)) and (a(2) and b(2));
       Dot-2 <= (aci) or b(1) or (a(0) and b(0));
  end Basic:
```