


Chapter 8 Logic Components

HOMEWORK #5


SOLUTIONS

[8.1]




[8.2]

Note that only 4 out of 8 inputs are needed, namely a_0, a_2 and b_0, b_2 , to produce the output h .



[8.3]




[8.4] For an active-low 2/4 decoder using OR gates,

$$D_0 = \overline{S_1} \cdot \overline{S_0} = S_1 + S_0$$

$$D_1 = \overline{S_1} \cdot S_0 = S_1 + \overline{S_0}$$

$$D_2 = S_1 \cdot \overline{S_0} = \overline{S_1} + S_0$$

$$D_3 = S_1 \cdot S_0 = \overline{S_1} + \overline{S_0}$$



[8.5] An active-high 3/8 decoder can be designed using either AND or NOR gates as shown by the logic equations below:

$$D_0 = \overline{S_2} \cdot \overline{S_1} \cdot \overline{S_0} = \overline{S_2 + S_1 + S_0}$$

$$D_1 = \overline{S_2} \cdot \overline{S_1} \cdot S_0 = \overline{S_2 + S_1 + \overline{S_0}}$$

$$D_2 = \overline{S_2} \cdot S_1 \cdot \overline{S_0} = \overline{S_2 + \overline{S_1} + S_0}$$

$$D_3 = \overline{S_2} \cdot S_1 \cdot S_0 = \overline{S_2 + \overline{S_1} + \overline{S_0}}$$

$$D_4 = S_2 \cdot \overline{S_1} \cdot \overline{S_0} = \overline{\overline{S_2} + S_1 + S_0}$$


$$D_5 = S_2 \cdot \overline{S_1} \cdot S_0 = \overline{\overline{S_2} + S_1 + \overline{S_0}}$$

$$D_6 = S_2 \cdot S_1 \cdot \overline{S_0} = \overline{\overline{S_2} + \overline{S_1} + S_0}$$

$$D_7 = S_2 \cdot S_1 \cdot S_0 = \overline{\overline{S_2} + \overline{S_1} + \overline{S_0}}$$


S_2	S_1	S_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0

The logic diagram below shows the NOR-implementation of an active-high 3/8 decoder.




S ₁	S ₀	Output
0	0	P ₀
0	1	P ₁
1	0	P ₂
1	1	P ₂

[8.8]




[8.9]




[8.6] $f = \overline{P_0 \cdot \overline{C} + P_1 \cdot C} = \overline{(\overline{P_0} + C) + (\overline{P_1} + \overline{C})}$

The logic diagram below shows the implementation using only inverters and OR gates.




[8.7] A 3:1 MUX can be designed using two 2:1 MUX's as shown below:




However, the two select codewords will return the same output, namely P₂, as indicated in the table below:

[8.10]
 $f = \bar{b} \cdot \bar{a} \cdot 1 + \bar{b} \cdot a \cdot 0 + b \cdot \bar{a} \cdot 0 + b \cdot a \cdot 0 = \bar{b} \cdot \bar{a}$


[8.11]
 $f = \bar{C} \cdot \bar{B} \cdot \bar{A} + \bar{C} \cdot \bar{B} \cdot A + C \cdot B \cdot \bar{A} + C \cdot B \cdot A$




[8.12]
 $g(a,b,c,d) = a \cdot b + \bar{c} \cdot d$
 $= \sum m(1,5,9,12,13,14,15)$




[8.13]
 $F(x,y,z) = x \cdot \bar{y} \cdot z + (\bar{x} + y) \cdot \bar{z}$
 $= x \cdot \bar{y} \cdot z + \bar{x} \cdot \bar{z} + y \cdot \bar{z}$
 $= \sum m(0,2,5,6)$



[8.14]
 $Q(a,b,c) = a \cdot b \cdot c + b \cdot \bar{c}$
 $= \sum m(2,6,7)$




[8.15]
 $g(u,v) = u \cdot v + \bar{u} \cdot v + u \cdot \bar{v}$
 $= \sum m(1,2,3)$



The implementation using the 4:1 MUX is **not** at all an efficient design methodology in this case because the function can be minimized to simply an OR gate:

$$g(u,v) = u \cdot v + \bar{u} \cdot v + u \cdot \bar{v} = u + \bar{u} \cdot v = u + v$$

Another method to implement this function is to use a 2:1 MUX is as shown below:




This will be a more efficient implementation than just merely passing "0" or "1" from the inputs of the MUX. Indeed, this technique can be quite efficient to reduce the size of the MUX required. However, in this case it cannot be more efficient than using a single OR gate.

[8.16]


$$f(a,b,c,d) = a \cdot \bar{b} \cdot c + b \cdot c \cdot \bar{d} + a \cdot b \cdot c \cdot d$$

$$= \sum m(6, 10, 11, 14, 15)$$




[8.17]

$$G(x,y,z) = \sum m(1, 2, 3, 4, 5)$$



[8.18]

$$X(a,b,c,d) = \sum m(1, 2, 8, 9, 12, 13, 15)$$



[8.19] A 1:8 DeMUX has a separate expression for each output as shown below where X is the input and P₀-P₇ are the outputs:

$$P_0 = \bar{S}_2 \cdot \bar{S}_1 \cdot \bar{S}_0 \cdot X = \overline{S_2 + S_1 + S_0 + X}$$

$$P_1 = \bar{S}_2 \cdot \bar{S}_1 \cdot S_0 \cdot X = \overline{S_2 + S_1 + \bar{S}_0 + X}$$

$$P_2 = \bar{S}_2 \cdot S_1 \cdot \bar{S}_0 \cdot X = \overline{S_2 + \bar{S}_1 + S_0 + X}$$

$$P_3 = \bar{S}_2 \cdot S_1 \cdot S_0 \cdot X = \overline{S_2 + \bar{S}_1 + \bar{S}_0 + X}$$


$$P_4 = S_2 \cdot \bar{S}_1 \cdot \bar{S}_0 \cdot X = \overline{\bar{S}_2 + S_1 + S_0 + X}$$

$$P_5 = S_2 \cdot \bar{S}_1 \cdot S_0 \cdot X = \overline{\bar{S}_2 + S_1 + \bar{S}_0 + X}$$

$$P_6 = S_2 \cdot S_1 \cdot \bar{S}_0 \cdot X = \overline{\bar{S}_2 + \bar{S}_1 + S_0 + X}$$

$$P_7 = S_2 \cdot S_1 \cdot S_0 \cdot X = \overline{\bar{S}_2 + \bar{S}_1 + \bar{S}_0 + X}$$

As the expressions show, a 1:8 DeMUX can be implemented either by AND gates or NOR gates. The logic diagram below shows the implementation using NOR gates.



[8.20]

(a)
$$\begin{array}{r} 11 \\ 1100 + \\ 0101 \\ \hline 10001 \end{array}$$

(b)
$$\begin{array}{r} 11 \\ 0110 + \\ 0110 \\ \hline 1100 \end{array}$$

(c)
$$\begin{array}{r} 111 \\ 0011 + \\ 0101 \\ \hline 1000 \end{array}$$

[8.21]

(a)
$$\begin{array}{r} 11 \quad 111 \\ 11000110 + \\ 01011100 \\ \hline 100100010 \end{array}$$

(b)
$$\begin{array}{r} 111 \\ 11110000 + \\ 10101010 \\ \hline 110011010 \end{array}$$

(c)
$$\begin{array}{r} 111 \\ 10100010 + \\ 11110001 \\ \hline 110010011 \end{array}$$

[8.22]

(a)
$$\begin{array}{r} 11111 \\ 0xAE = 10101110 + \\ 0x37 = 00110111 \\ \hline 11100101 = 0xE5 \end{array}$$

(b)
$$\begin{array}{r} 1111 \\ 0x35 = 00110101 + \\ 0xF2 = 11110010 \\ \hline 100100111 = 0x127 \end{array}$$

(c)
$$\begin{array}{r} 111111 \\ 0xB7 = 10110111 + \\ 0x5C = 01011100 \\ \hline 100010011 = 0x113 \end{array}$$

(d)
$$\begin{array}{r} 1 \\ 0x90 = 10010000 + \\ 0x83 = 10000011 \\ \hline 100010011 = 0x113 \end{array}$$

[8.23]

- (a) $7 + A = 11$
- (b) $9 + B = 14$
- (c) $3 + F = 12$
- (d) $5 + 4 = 9$
- (e) $E + C = 1A$
- (f) $1 + 9 = A$

[8.24]

entity *AOI_Gate_1* is

port(a, b, c: in bit;

f: out bit);

end *AOI_Gate_1*;

architecture *Logic of AOI_Gate_1* is

begin

$f \leq (a \text{ and } b) \text{ nor } (a \text{ and } c) \text{ nor } (b \text{ and } c);$

end *Logic*;

entity *AOI_Gate_2* is

port(a, b, c, d, e: in bit;

f: out bit);

end *AOI_Gate_2*;

architecture *Logic of AOI_Gate_2* is

begin

$f \leq (a \text{ and } b \text{ and } c) \text{ nor } (d \text{ and } e);$

end *Logic*;

entity *Inv* is

port(x: in bit;

y: out bit);

end *Inv*;

architecture *Logic of Inv* is

begin

$y \leq \text{not } x;$

end *Logic*;

entity *OR_3* is

port(a, b, c: in bit;

f: out bit);

end *OR_3*;

```

architecture Logic of OR_3 is
begin
    f <= a or b or c;
end Logic;

```

```

entity AOI_full_adder is
    port(a_n, b_n, c_n: in bit;
          s_n, c_o: out bit);
end AOI_full_adder;

```

architecture Structural of AOI_full_adder is

```

component AOI_Gate_1
    port(a, b, c: in bit;
          f: out bit);
end component;

```

```

component AOI_Gate_2
    port(a, b, c, d, e: in bit;
          f: out bit);
end component;

```

```

component Inv
    port(x: in bit;
          y: out bit);
end component;

```

```

component OR3
    port(a, b, c: in bit;
          f: out bit);
end component;

```

signal X, Y, Z;

```

begin
    AOI1: AOI_Gate_1 port map
        (a_n, b_n, c_n, X);
    OR1: OR_3 port map
        (a_n, b_n, c_n, Y);
    AOI2: AOI_Gate_2 port map
        (a_n, b_n, c_n, X, Y, Z);
    INV1: Inv port map(X, c_o);
    INV2: Inv port map(Z, s_n);
end Structural;

```

[8.25]

```

entity 4bit_full_adder is
    port(a, b: in bit_vector (3 downto 0);
          c_in in bit;
          s: out bit_vector (3 downto 0);
          c_o: out bit);
end 4bit_full_adder;

```

architecture Structural of 4bit_full_adder is

```

component Full_Adder
    port(a, b, c_i: in bit;
          s, c_o: out bit);
end component;

```

signal c1, c2, c3;

```

begin
    FA1: Full_Adder port map
        (a(0), b(0), c_in, s(0), c1);
    FA2: Full_Adder port map
        (a(1), b(1), c1, s(1), c2);
    FA3: Full_Adder port map
        (a(2), b(2), c2, s(2), c3);
    FA4: Full_Adder port map
        (a(3), b(3), c3, s(3), c_out);
end Structural;

```

[8.26] Since a full-adder produces the sum bit first, the total delay = number of bits × delay for the carry-out bit.

(a) Total delay = $4 \times 1.8 \text{ ns} = 7.2 \text{ ns}$.

(b) Total delay = $8 \times 1.8 \text{ ns} = 14.4 \text{ ns}$.

[8.27] Because delay for the sum bit is greater than delay for the carry-out bit in this case, the total delay for 4-bit adder is $4 \times$ delay of the sum bit = $4 \times 2.1 \text{ ns} = 8.4 \text{ ns}$.

[8.28]

(a) 0111

1s complement: 1000

2s complement: 1001

(b) 1010

1s complement: 0101

2s complement: 0110

(c) 1111

1s complement: 0000

2s complement: 0001

(d) 10110101

1s complement: 01001010

2s complement: 01001011

(e) 11001100

1s complement: 00110011

2s complement: 00110100

(f) 10100101

1s complement: 01011010

2s complement: 01011011

[8.29]

(a) $14 = 1110$

$6 = 0110$

$\Rightarrow 2s \text{ complement: } 1010$

$$\begin{array}{r} 111 \\ 1110 + \\ \underline{1010} \\ 11000 = 8 \end{array}$$

(b) $34 = 00100010$

$21 = 00010101$

$\Rightarrow 2s \text{ complement: } 11101011$

$$\begin{array}{r} 1111 \\ 00100010 + \\ \underline{11101011} \\ 10001101 = 13 \end{array}$$

(c) $134 = 10000110$

$62 = 00111110$

$\Rightarrow 2s \text{ complement: } 11000010$

$$\begin{array}{r} 1 \\ 10000110 + \\ \underline{11000010} \\ 10100100 = 72 \end{array}$$

(d) $196 = 11000100$

$118 = 01110110$

$\Rightarrow 2s \text{ complement: } 10001010$

$$\begin{array}{r} 1 \\ 11000100 + \\ \underline{10001010} \\ 10100110 = 78 \end{array}$$

[8.30]

The following is the logic table for 1-bit addition:

Inputs			Outputs	
A_n	B_n	C_n	S_n	C_{n+1}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

After logic simplification,

$$S_n = (A_n \oplus B_n) \oplus C_n$$

$$C_{n+1} = A_n B_n + (A_n \oplus B_n) C_n$$

The following is the logic table for 1-bit subtraction:

Inputs			Outputs	
X_n	Y_n	B_n	D_n	B_{n+1}
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1


After logic simplification,

$$D_n = X_n \oplus (Y_n \oplus B_n) \text{ (Same as } S_n \text{ in addition)}$$

$$B_{n+1} = Y_n B_n + (Y_n \oplus B_n) \bar{X}_n$$

From the equations above, it shows the similarity between the two logic required for a 1-bit adder and a 1-bit subtractor.

The correct question to be asked is what is the advantage of using the 2s complement method over the borrowing method in subtraction. The answer is that using the 2s complement method will enable us to use the same hardware for both addition and subtraction with an additional circuitry for complementor which is usually much smaller than adding another subtractor as shown by the block diagram below:



[8.31]

Bit	s	a_2	a_1	a_0
Decimal weight	-8	4	2	1

[8.32]

(a)

$$\begin{array}{r} 1010 (10) \times \\ 1011 (11) \\ \hline 1010 \\ 1010 \\ 1010 \\ \hline 1101110 (110) \end{array}$$

(b)

$$\begin{array}{r} 1110 (14) \times \\ 0010 (2) \\ \hline 1110 \\ 11100 (28) \end{array}$$

(c)

$$\begin{array}{r} 1011 (11) \times \\ 0111 (7) \\ \hline 1011 \\ 1011 \\ 1011 \\ \hline 1001101 (77) \end{array}$$

(d)

$$\begin{array}{r} 0100 (4) \times \\ 1011 (11) \\ \hline 0100 \\ 0100 \\ 0100 \\ \hline 0101100 (44) \end{array}$$

[8.33]

$$\begin{array}{r} 0011 \ 0100 (0x34) \times \\ 0001 \ 0111 (0x17) \\ \hline 0011 \ 0100 \\ 0 \ 0110 \ 100 \\ 00 \ 1101 \ 00 \\ \hline 0011 \ 0100 \\ \hline 0100 \ 1010 \ 1100 (0x4AC) \end{array}$$

[8.34] (a)

			a_2	a_1	a_0	\times
			b_2	b_1	b_0	
c_5	c_4	c_3	c_2	c_1		
			a_2b_0	a_1b_0	a_0b_0	
			a_2b_1	a_1b_1	a_0b_1	
			a_2b_2	a_1b_2	a_0b_2	
p_5	p_4	p_3	p_2	p_1	p_0	

$$p_0 = a_0b_0$$

$$p_1 = a_1b_0 \oplus a_0b_1 \oplus c_1$$

$$p_2 = a_2b_0 \oplus a_1b_1 \oplus a_0b_2 \oplus c_2$$


$$p_3 = a_2b_1 \oplus a_1b_2 \oplus c_3$$

$$p_4 = a_2b_2 \oplus c_4$$

$$p_5 = c_5$$

Note that c_i are the carry bits from the previous bit in addition.

(b)




[8.35] Students who understand the concept of the transmission gate network well enough would be able to tell that there is something wrong about the question. Clearly, it would make more sense to design the transmission gate network for the following functions:


$$F = \bar{x} \cdot \bar{y} + x \cdot z \text{ or } F = x \cdot \bar{y} + \bar{x} \cdot z$$

$$\text{rather than } F = x \cdot \bar{y} + x \cdot z$$

The first network below shows the transmission gate network for $F = \bar{x} \cdot \bar{y} + x \cdot z$:




The second network below shows the transmission gate network for $F = x \cdot \bar{y} + \bar{x} \cdot z$:




[8.36]

$$S = OPEN \cdot 0 + CLOSED \cdot$$



[8.37]

$$s = \bar{c}_{in} (a \cdot \bar{b} + \bar{a} \cdot b) + c_{in} \cdot (a \cdot \bar{b} + \bar{a} \cdot b)$$



[8.38] The only similarity there is between CMOS inverter and a transmission gate is that both require one nFET and one pFET to

implement. But there are many differences between the two as listed below:

- 1) A transmission gate does not require a power supply (V_{DD}) but it requires another input to drive the output to the appropriate voltages when either of the FET's is turned on whereas an inverter uses a power supply or ground to drive the output.
- 2) A transmission gate requires the signal and its complement at the gate of an nFET and a pFET respectively whereas an inverter only require the same gate signal for both nFET and pFET. Thus, in terms of layout, there are two poly gates in a transmission gate while only one poly gate for an inverter.
- 3) In terms of circuit operation, both nFET and pFET will be turned on and off at the same time for a transmission gate whereas only one of the FETs is on for an inverter. (Note that during the switching period where the output is changing from logic high to low or vice versa, both FETs of an inverter will be turned on but only for a short period of time.)

a_1, a_0	b_1, b_0	$A > B$	$A = B$	$A < B$
0 0	0 0	0	1	0
0 0	0 1	0	0	1
0 0	1 0	0	0	1
0 0	1 1	0	0	0
0 1	0 0	1	0	0
0 1	0 1	0	1	0
0 1	1 0	0	0	1
0 1	1 1	0	0	0
1 0	0 0	1	0	0
1 0	0 1	1	1	0
1 0	1 0	0	1	1
1 0	1 1	0	0	0
1 1	0 0	1	0	0
1 1	0 1	1	0	0
1 1	1 0	1	0	0
1 1	1 1	0	1	0

$$A = a_1 a_0$$

$$B = b_1 b_0$$

$A > B$

$a_1 a_0 \backslash b_1 b_0$	00	01	11	10
00	0	0	0	0
01	1	0	0	0
11	1	1	0	1
10	1	1	0	0


$$A > B = a_1 \bar{b}_1 + a_0 \bar{b}_1 \bar{b}_0 + a_1 a_0 \bar{b}_0$$


$$A = B = (\overline{a_1 \oplus b_1}) \cdot (\overline{a_0 \oplus b_0})$$

$A < B$

$a_1 a_0 \backslash b_1 b_0$	00	01	11	10
00	0	1	1	1
01	0	0	1	1
11	0	0	0	0
10	0	0	1	0

$$A < B = \overline{a_1} b_1 + \overline{a_0} b_1 b_0 + \overline{a_1} \overline{a_0} b_0$$





16:1 MUX USING ONLY 4:1 MUX