CpE 213 Digital Systems Design Computer Organization and WIMP51

Lecture 6 Friday 9/2/2005



Overview

- Announcements
- Introduction to computer organization
- WIMP51

Announcements

- Homework 2 is due on Friday.
- Interesting URL:
 - http://microcontroller.com/EmbeddedSystems.asp?c=4

Detour: WIMP51 Program

Wimp51 Instructions

```
MOV A, #D 01110100 dddddddd
ADDC A, #D 00110100 dddddddd
MOV Rn, A 11111nnn
MOV A, Rn 11101nnn
ADDC A, Rn 00111nnn
ORL A, Rn 01001nnn
ANL A, Rn 01011nnn
XRL A, Rn 01101nnn
SWAP A 11000100
CLR C 11000011
SETB C 11010011
SJMP rel 1000000 aaaaaaaa
JZ rel 01100000 aaaaaaaa
```

An example: Calculate 2+1

Code	Addr		Instr	
74 01	0000h		MOV	A,#01H
F8	0002h		MOV	R0,A
74 02	0003h		MOV	A,#02H
C3	0005h		CLR	С
38	0006h		ADDC	A,RO
F9	0007h		MOV	R1,A
80 FE	0008h	Stop:	SJMP	Stop

An example: Calculate 2+1

PC	R0	R1	Acc	C		Instruction
0	55	35	33	?		MOV A,#1
2	55	55	1	?		MOV RO,A
3	1	55	1	?		MOV A,#2
5	1	55	2	?		CLR C
6	1	55	2	0		ADDC A,R0
7	1	55	3	0		MOV R1,A
8	1	3	3	0	Stop:	SJMP Stop

Introduction to Computer Organization

Some definitions

- : a set of instructions
- compute: a device that sequentially executes a stored program
- major functional blocks of a computer packaged in SINGLE chip
- a microprocessor PLUS a number of peripherals INTEGRATED into a SINGLE chip
- the arrangement and interconnection of its functional blocks
- the set of operations the computer can be programmed to perform on data

von Neumann machine

- functional blocks of von Neumann machine
 - a , containing instructions and data
 - a operations
 for performing arithmetic and logical operations
 - a , for interpreting instructions
- basic sequence of operations
 - 1. get the first program instruction from the memory,
 - 2. figure out what the instruction requires,
 - 3. execute the instruction,
 - 4. get the next program instruction,
 - 5. go to step 2
- cycle through: <u>fetch, decode, execute</u>

Micro operations

- each step in the sequence of operations consists of many microoperations
- example
 - get the first program instruction from memory
- find out the address where the instruction is located
- 2. send that address to the memory chip
- enable the output of the memory chip
- memory chip responds by placing the instruction on its "door"; get that instruction and bring it into a special register called the "register"
- register: a register that contains the address of the next instruction that the computer should execute
 - at start, it contains the address of the first instruction of the program


Diversion: programming model

- control unit uses two registers called the instruction register (IR) and the program counter (PC) to get the first (and subsequent) program instruction(s) from memory.
- the "user" or programmer cannot access instruction register.
- the set of registers available to a programmer
 - assume that for our simple computer, the user can access the PC,
 and
 - condition code register: 2-bits, overflow and carry flags (simplistic)
- real life programming models
 - Alpha 21264 has 63 registers, each 64 bit wide
 - Intel Pentium 4 has 32 registers of width varying from 32 to 128 bits
 - Sun Sparc can have up to 520 registers!!!

Control unit


- orchestrates execution of the program
- consists of IR, PC, and sequential and combinational logic
- IR contains the current instruction
- PC contains the address of the next instruction to be executed
- control unit tasks
 - fetch: read an instruction from memory
 - the instruction's address is in the PC
 - decode: interpret the instruction, and then generate all those signals that tell the other components what to do to get the job done

Very simple view




Instruction format

- for a general purpose computer, instructions typically consist of many fields
 - opcode field: indicates the operation to be performed
 - data field: contains either the data on which the operation is to be performed or the address in memory where the data can be found
- assume a simple "8-bit" computer that has
 - a 3-bit opcode
 - therefore allowing at most eight instructions in its instruction set
 - a 5-bit address field
 - thus allowing access to 32 locations




WIMP51 Weekend Instructional Microprocessor

WIMP51 microprocessor




Register = array of flip-flops


- Stack 8 flip flops to get 8 bit data register
- Strobe Clk to get D3 <= Q;</p>



Register + logic = state machine



A counter




WIMP51 subsystems


- PC is an eight bit counter, 0 to 255
- AUX register can be added to PC for jump instruction
- ACC and ALU form a 'register with logic' block
- IR and memory form a 'register with logic' block
- Control Unit (CU) is a 2 bit counter, 0 to 2
- Datapath = IR, AUX, PC, ACC, Register File, ALU, PCALU
 - 12 registers plus Logic (ALU, PCALU)

Wimp51 control unit


- Simple state machine
- Fetch/Decode/Execute states
- Each state takes one clock cycle
- A complete loop is an instruction cycle




Wimp51 control unit




Fetch cycle step 1: addr <= PC



Fetch cycle step 2: IR<= data



Fetch cycle: PC<= PC+1



For Wednesday

- Review today's lecture notes and textbook.
- Download and read WIMP51 handout.
- Begin Assignment 2.