Credits: Dr. Asanovic (MIT), Dr. Yousif (Intel), Dr. Park (Virginia Tech), Dr. Patterson (UCB)

Advanced Pipelining: Precise Exceptions

Handout 09

October 14, 2004 Shoukat Ali


shoukat@umr.edu





1


Interrupts

- also called traps, faults, exceptions
- it is a signal to the CPU to interrupt instruction stream processing
- who can raise an interrupt?









Who Can Raise an Interrupt?

- I/O device, e.g., at a printer jam
- power unit, e.g., at a power failure

7

Interrupts – Some Types

- synchronous: an interrupt that occurs at the same instant whenever the program is executed with same data and memory allocation
 - an overflow interrupt, page fault
- <u>asynchronous</u>: one that does not depend on the CPU and memory
 - caused by external devices, printers, keyboards, mice

Interrupts – Some Types

- within: an interrupt that occurs in the middle of an instruction, and must be serviced before the instruction can be completed
 - instruction must be stopped and restarted after servicing interrupt
 - offending instruction: an instruction that raises an interrupt
- <u>between</u>: one that can be serviced after completing the current instruction, i.e., between instructions (printer jam)
- other types exist, page A-41

9


What to Do When An Interrupt is Raised? CC 1 CC 2 CC 6 4. let all instructions before offending instruction complete 3. turn off all writes for the offending instruction and the instructions issued after it 1. stop fetching further instructions from the program 2. force a "trap" instruction into the pipeline on the next IF trap instruction will change the PC so that an "interrupt service routine (ISR)" can ■ ISR will save PC of the offending inst so that it can be restarted ■ ISR will service interrupt ■ ISR will reload the addr of offending instruction into the PC


Precise Interrupts


- **precise interrupt:** an interrupt that can be handled in the manner described on the previous slide
 - that is, the program is resumed after the interrupt "as if interrupt never happened"
 - the processor state after the interrupt service is exactly as it was before the offending instruction


11

Pipelining Makes Interrupts Servicing Harder









Pipelining Makes Interrupts Servicing Harder

- key idea: there can be <u>multiple interrupts</u> raised in different cycles
- so which interrupt should be serviced first?
 - <u>first raised, first served</u>: should the system service interrupts in the order they are raised?
 - earliest instruction interrupt first: should the system service interrupts from earlier instruction first?


Interrupts Must Be Serviced In Un-Pipelined Order


- definition: un-pipelined order is the order in which instructions would execute if there were no pipelining
- interrupts must be serviced in the un-pipelined order
 - <u>all exceptions on inst x MUST be serviced before any</u> <u>exception on instr (x+1) is serviced</u>
- system should not service interrupts on the <u>first raised, first served</u> basis
 - first raised, first served will lead to interrupts being serviced out of un-pipelined order


17


Ensuring Interrupts Are Serviced In Unpipelined Order

- solution: CPU services instruction x's interrupt only when x is in its WB stage
 - if any stage of x raises an interrupt
 - x does not notify the CPU immediately
 - instead, x POSTS the message "instruction x needs service" in the next pipeline register
 - this posting travels to stage 5
 - every clock cycle, CPU checks pipeline register MEM/WB to see if any request for interrupt service has been posted
 - if yes, it performs steps given on slide "Stopping and Restarting a Pipeline"
 - if no, instruction is *committed*, i.e., it can write register file










MIPS Floating Point Pipeline

 key fact: the execution stage for a FP operation is longer than that for an integer operation



Interrupt Problems: MIPS FP Pipeline

- instructions can now complete out of order
- "service in WB" does not guarantee precise interrupts any more!
- example

<u>mul</u>	IF	ID	EX1	EX2	EX3	EX4	EX5	EX6	EX7	MEM	WB
<u>add</u>		IF	ID	EX1	EX2	EX3	EX4	MEM	WB		

- what if mul raises an exception after the add completed?
 - by the time we stop the pipeline, add has already modified processor state (i.e., registers)
 - state after restarting of mul will not be same as before mul
- solution: maintain a set of extra registers called "future file"
 - if x completes before an earlier instruction, x's result is written in future file
 - when all of x's predecessors complete, x is committed