

Cp Eng 111, Section B  
Fall 1999

Final Exam

Name: Jen Kw  
12/14/99

200  
fantastic!

Show all work on the exam papers. If you need additional space, use the reverse side of the paper. Closed book, closed notes, no calculator.

1. (a) Convert <sup>428-1-2</sup>101.01 from binary to decimal equivalent.  
(20)  $\frac{1}{2^2}$   $4 + 1 + \frac{1}{2^2} = 5 + \frac{1}{4} = \boxed{5.25}$

- (b) Convert the decimal number 19.75 to binary.

$$\begin{array}{l} \frac{19}{2} = 9 \quad r_0 = 1 \\ \frac{9}{2} = 4 \quad r_1 = 1 \\ \frac{4}{2} = 2 \quad r_2 = 0 \\ \frac{2}{2} = 1 \quad r_3 = 0 \\ \frac{1}{2} = 0 \quad r_4 = 1 \end{array} \quad \begin{array}{l} .75 \cdot 2 = 1.5 \quad r_{-1} = 1 \\ .5 \cdot 2 = 1 \quad r_{-2} = 1 \end{array}$$

$\boxed{10011.11}$

- (c) Convert 0x4F to decimal

$64 + 15 = \boxed{79}$

$\frac{2}{16}$   
 $\frac{4}{64}$

- (d) What is the 8-bit 1's complement of 10000010?

$\boxed{01111101}$

- (e) What is the 8-bit 2's complement of 10100000?

01011111

01100000

$$\begin{array}{r} 01011111 \\ + 00000001 \\ \hline 01100000 \end{array}$$

$\boxed{01100000}$

01011111 ✓

01100000

-0

2. Determine whether each of the following is True (T) or False (F). Circle the appropriate choice.

(a) NOT and AND form a complete logic set.

T F

(b) AND and OR form a complete logic set.

T F

(c)  $A + \bar{A}B = A + B$

T F

(e) If a sequential network has a 4-state transition diagram, it will take 4 memory elements to implement its design.

T F

(e) If a sequential network has a 7-state transition diagram, it will take 3 memory elements to implement its design.

T F

(f) A 4:1 MUX has 2 select (input) lines.

T F

3. Given the truth table below,


(14) (a) Complete the truth table, for the function  $f(x,y,z) = (x + \bar{y}) \cdot z$

| $x + \bar{y}$ | $\bar{y}$ | x | y | z | $f(x,y,z)$ | $g(x,y,z)$ |
|---------------|-----------|---|---|---|------------|------------|
| 1             | 1         | 0 | 0 | 0 | 0          | 0          |
| 1             | 1         | 0 | 0 | 1 | 0          | 0          |
| 0             | 0         | 0 | 1 | 0 | 0          | 1          |
| 0             | 0         | 0 | 1 | 1 | 0          | 0          |
| 1             | 1         | 1 | 0 | 0 | 1          | 1          |
| 1             | 1         | 1 | 0 | 1 | 1          | 1          |
| 0             | 0         | 1 | 1 | 0 | 0          | 0          |
| 1             | 0         | 1 | 1 | 1 | 1          | 0          |

(b) Write  $g(x,y,z)$  as a canonical sum of products.


$$g(x,y,z) = \bar{x}\bar{y}\bar{z} + x\bar{y}\bar{z} + x\bar{y}z$$

4. Construct the VHDL listing that describes the logic circuit shown below:  
(15)



entity problem-4 is  
 port (a,b,c : in bit;  
       F : out bit);  
 end problem-4;  
 architecture Logic of problem-4 is  
 begin  
     F <= (b nand c) xnor not(a);  
 end Logic;

5. Given the following CMOS circuit, determine the function  $g(x, y, z)$ .  
(15)



NOR

p fets in parallel NAND

| x | y | z | g | y+z | (y+z) · x |
|---|---|---|---|-----|-----------|
| 0 | 0 | 0 | 1 | 0   | 0         |
| 0 | 0 | 1 | 1 | 1   | 0         |
| 0 | 1 | 0 | 1 | 1   | 0         |
| 0 | 1 | 1 | 1 | 1   | 0         |
| 1 | 0 | 0 | 0 | 0   | 0         |
| 1 | 0 | 1 | 0 | 1   | 0         |
| 1 | 1 | 0 | 0 | 1   | 1         |
| 1 | 1 | 1 | 0 | 1   | 1         |

$\overline{X \cdot Y} + Z$        $X \cdot (Y + Z)$   
 p fets series  
 n fets parallel

$$\overline{Y+Z} + \overline{X}$$

$$\overline{Y+Z} \cdot X$$

~~0~~

6. For the circuit below, calculate the propagation delay between the NAND gate and output 2, given the following parameters and assuming that both outputs drive an inverter.

$$t_{p0, \text{NOT}} = 0.5 \text{ ns}$$


$$t_{pL, \text{NOT}} = 0.4 \text{ ns}$$

$$t_{p0, \text{NAND}} = 0.85 \text{ ns}$$

$$t_{pL, \text{NAND}} = 0.95 \text{ ns}$$

$$t_{p0, \text{NOR}} = 0.8 \text{ ns}$$

$$t_{pL, \text{NOR}} = 0.9 \text{ ns}$$



$$t_{p0, \text{NAND}} + t_{pL, \text{NOT}} + t_{pL, \text{NOR}} + t_{p0, \text{NOR}} + t_{pL, \text{NOT}} =$$

$$0.85 + 0.4 + 0.9 + 0.8 + 0.4 = 3.35 \text{ ns}$$

$$\begin{array}{r} 0.85 \\ 0.8 \\ \hline 1.65 \\ 0.4 \\ \hline 2.05 \end{array}$$

$$\begin{array}{r} 1.6 \\ 1.75 \\ \hline 3.35 \end{array}$$

7. For each of the following, consider an 8-bit register whose initial value is 10001111. Assume this initial state for each operation below; determine the contents of the register after each operation.

(a) SHL 1

00011110

10001111

(b) ROR 2

11100011

10001111

✓

8. (a) Generate the Karnaugh map for  $f(x, y, z) = \sum m(0, 1, 2, 5, 6)$

(22)

yz

|        |    |    |    |    |
|--------|----|----|----|----|
| x \ yz | 00 | 01 | 11 | 10 |
| 0      | 1  | 1  | 1  | 1  |
| 1      | 1  | 1  | 0  | 1  |

000  
001  
010  
101  
110

- (b) Find the simplest form of the function  $g(w, x, y, z)$  which is described by the following K-map:

|         |    |    |    |    |
|---------|----|----|----|----|
| zw \ xy | 11 | 10 | 00 | 01 |
| 01      | 1  | 1  | 0  | 1  |
| 11      | 1  | 1  | 0  | 0  |
| 10      | 1  | 0  | 0  | 0  |
| 00      | 0  | 1  | 0  | 1  |


$$g(w, x, y, z) = yz + xzw + \bar{x}z\bar{w} + \bar{x}\bar{z}w$$

✓  
-0

9. Given the following state transition table,  
(20)

|   | x   |     |
|---|-----|-----|
|   | 0   | 1   |
| A | D/0 | B/0 |
| B | C/0 | D/0 |
| C | B/0 | C/0 |
| D | B/0 | C/1 |

- (a) Draw the corresponding state transition diagram



- (b) Assuming you start at state A, determine the output sequence for the following input sequence: 00111101

1 2 3 4 5 6 7 8

00010000

000/0000

at A

|   |       |      |
|---|-------|------|
| 1 | out 0 | at D |
| 2 | out 0 | at B |
| 3 | out 0 | at D |
| 4 | out 1 | at C |
| 5 | out 0 | at C |
| 6 | out 0 | at C |
| 7 | out 0 | at B |
| 8 | out 0 | at D |


-0

10. Multiple choice (circle the correct answer):  
(10)

(a) The transmission gate network below implements which of the following functions?

~~A OR B~~~~A OR NOT B~~~~A XOR B~~A XNOR B

| A | B |   |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

 $A \text{ xnor } B$  $ab + \bar{a}\bar{b}$ 

(b) The MUX below implements which of the following functions?


A OR B

A OR NOT B

A XOR B

A XNOR B


| b | a |   |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

 $A \text{ xor } B$ 

✓  
0

11. Draw the state transition diagram for a 3-bit odd parity network, that is, the output should be 0 unless the third input yields a 3-bit sequence with odd parity; in this case, the output should be 1. In all events, the system should return to its initial state after the third input bit.


3 bit odd parity check  
out = 0





12. Use an 8:1 MUX to implement the function  $F(A, B, C) = A \cdot B \cdot C + B \cdot \bar{C}$   
(10)

| A | B | C | $\bar{C}$ | $B \cdot \bar{C}$ | $A \cdot B \cdot C$ | F |
|---|---|---|-----------|-------------------|---------------------|---|
| 0 | 0 | 0 | 1         | 0                 | 0                   | 0 |
| 0 | 0 | 1 | 0         | 0                 | 0                   | 0 |
| 0 | 1 | 0 | 1         | 1                 | 0                   | 1 |
| 0 | 1 | 1 | 0         | 0                 | 0                   | 0 |
| 1 | 0 | 0 | 1         | 0                 | 0                   | 0 |
| 1 | 0 | 1 | 0         | 0                 | 0                   | 0 |
| 1 | 1 | 0 | 1         | 1                 | 0                   | 1 |
| 1 | 1 | 1 | 0         | 0                 | 1                   | 1 |



| A | B | C | $A \cdot B \cdot C$ | $\bar{C}$ | $B \cdot \bar{C}$ | F |
|---|---|---|---------------------|-----------|-------------------|---|
| 0 | 0 | 0 | 0                   | 1         | 0                 | 0 |
| 0 | 0 | 1 | 0                   | 0         | 0                 | 0 |
| 0 | 1 | 0 | 0                   | 1         | 1                 | 1 |
| 0 | 1 | 1 | 0                   | 0         | 0                 | 0 |
| 1 | 0 | 0 | 0                   | 1         | 0                 | 0 |
| 1 | 0 | 1 | 0                   | 0         | 0                 | 0 |
| 1 | 1 | 0 | 0                   | 1         | 1                 | 1 |
| 1 | 1 | 1 | 1                   | 0         | 0                 | 1 |

13. Complete the timing diagram below for a positive edge-triggered D flip-flop, assuming an initial value of 0 for Q.  
(15)

