

# CmpE213 – Digital Systems Design

## Homework 10

### Interrupts

For any programs below, please email me a copy of your completed code. Send them as attachments to an email with subject line “HW10 - program”. Please send all programs for this assignment in a single email (as opposed to a separate email for each program).

1. Create a timer-driven interrupt to produce a pulse-width modulated signal on P1<sup>3</sup>. The on and off time for this pulse-width modulated signal will be stored in global variables char high\_time and char low\_time, respectively. Variable high\_time specifies how many microseconds the signal should be high and low\_time specifies how many microseconds it should be low. Give your program the following characteristics:

- **FOREGROUND.** In the main function (in the foreground),:
  - (a) Initialize the timer
  - (b) Initialize a timer-based interrupt
  - (c) Initialize high\_time and low\_time to some appropriate values (say 0x42 and 0x2A).
  - (d) Execute an infinite loop (it doesn't really have to do anything of importance)
- **BACKGROUND.** Create a timer-driven interrupt which operates in the background. This interrupt will:
  - (a) Reload the timer to cause an interrupt at the next appropriate time.
  - (b) set the output bit P1<sup>3</sup> high or low, depending on if the PWM is beginning a high-state or low-state. (warning – do you think it's a bad thing to toggle an i/o bit as (assume sbit p1\_3=P1<sup>3</sup>): "p1\_3 = ~p1\_3"?)
  - (c) Quit – Return control to the task operating in the foreground.

For example, let's say we want a PWM signal with period of 100uS and a duty cycle of 25%. From main(), we might make high\_time=25 and low\_time=75 (period=25+75=100 machine cycles which equals 100uS with a 12MHz clock. Duty-cycle=25/100=25%). The first time the interrupt is called, it a) will set the timer to overflow in 25 machine cycles, b) will set P1<sup>3</sup> high, and c) will exit. In 25 machine cycles (25uS with a 12MHz clock), the interrupt will occur again. This time, the interrupt a) will set the timer to overflow in 75 machine cycles, b) will set P1<sup>3</sup> low, and c) will exit. In 75uS when the interrupt occurs, it will again set the timer to overflow in high\_time machine cycles, will set P1<sup>3</sup> high, and will exit. And so-forth.

Simulate your code using Keil uVision. Test the operation of the PWM output by watching P1<sup>3</sup> - check for both duty-cycle and period.

Email me: Your code and anything else I need to quickly compile and test your program.

Hand in: A hardcopy of your code.

2. Write ASM code equivalent of the C-program in problem 1. Be sure to set aside space for and initialize your stack. Email me the ASM code and turn in a hard-copy.
3. Write a short program in C that has 2 interrupts. The first interrupt comes in on P3<sup>3</sup> and consists of a series of pulses from some external pulse generator (like a sensor used to calculate RPMs. Note that the example handed out in class comes in on a different port pin). Every time the interrupt is activated, the interrupt service routine simply adds one to the current count. Make count an int. This interrupt should have a high priority. The second interrupt comes in on P3<sup>2</sup>. Every time the interrupt is activated, this interrupt service routine clears the count of pulses (i.e. count = 0). This interrupt should have a low priority. Both interrupts should initially be set to trigger on the falling edge of the input. Your main program doesn't have to do anything (i.e. while(1);). You may test your program simply by setting the port pins to 0 and 1 (i.e. creating an edge or low level on these pins). Answer the following questions:
  - (a) Which interrupt runs first when both P3<sup>2</sup> and P3<sup>3</sup> are set/cleared simultaneously? Does the second interrupt run immediately after?
  - (b) When the external interrupt runs, is the interrupt flag (IE0 and IE1) cleared automatically?
  - (c) Simulate your code such that the first interrupt has just started when the second one comes in (i.e. there is an edge on P3<sup>2</sup>). Does the second interrupt interrupt the first? Why/why not?
  - (d) Simulate your code such that the second interrupt has just started when the first one comes in (i.e. there is an edge on P3<sup>3</sup>). Does the first interrupt interrupt the second? Why/why not?
  - (e) Timing is often critical with interrupts. Watching the machine-cycle counter in uVision, measure exactly how many machine cycles pass between when the edge appears on one of the ports and when the first C-instruction of the interrupts begins to execute (it won't be 0!). How long was this delay? What's the reason for this delay?
  - (f) Look at the disassembled version of your C-Code.
    - i. What ASM instruction is located at C:0x0000? Why?
    - ii. At what location does the first interrupt begin? The second interrupt? Why?
    - iii. Are the interrupts both written in one contiguous block of code, or does the processor have to jump around from one location to another to execute the interrupt? Why do you think the assembler did it this way?
    - iv. How do the interrupts end? With a RET or a RETI?

- (g) Re-write your code so that the first interrupt (the pulses) is level triggered rather than edge triggered. Re-simulate your code. What happens when the first interrupt comes in this time? Why? Along with the above questions, please turn in a copy of your code.
4. The following interrupts have the following priorities and come in (hardware sets the interrupt flag) at the following times. Draw a timing diagram like we did in class that shows which routine (main, timer 1, serial, ex0) is executed and in what order. Assume each of the interrupt service routines (timer 1, serial, ex0) take exactly 30 uS to execute (including calling, etc). Each time an interrupt occurs, note on your diagram if the interrupt was started because of polling or because of priority or because it was the only one.

Interrupt	Priority	Interrupt occurs at
timer 1	high	100uS 210uS 310uS 400uS
serial	low	100uS 200uS 410uS
Ex0	high	100uS 220uS 300uS