# CpE111 Introduction to Computer Engineering

Dr. Minsu Choi
CH 4: Digital Hardware



UNIVERSITY OF MISSOURI-ROLLA

#### Hardware?


- The <u>physical realization</u> of a digital element or system.
- How to represent logic 0 and logic 1 states?
  - 1. Voltage V, which has units of volts (v).
  - 2. Electrical current I, which has units of ampres (A or amps).
- Two are related: a voltage causes electrical current to flow.
- Most digital logic chips use two different voltage ranges to define logic 0 and logic 1 conditions.

#### **Power Supply**

- All electronic networks require a power supply to operate.
- In digital circuits, the power supply is usually modeled as a voltage source with a value that we will denote by V<sub>DD</sub> (usually 5v, 3.3v or 2.5v).
- Ex) schematic diagram of a digital system with a power supply (since the drawing shows the "scheme" used to construct the circuit).

VAD


< Ground is at Ov.



positive side voltage is higher an much as VPD volte

# **Logic Levels**

- Logic 0 -> 0v and Logic 1 -> V<sub>DD</sub> (ex., 5v), in general.
  - Low voltage represents logic 0 & high voltage represents 1 -> called positive logic.
  - High voltage represents logic 0 & low voltage represents 1 -> called negative logic.
- Two voltage ranges are used in practice.



# **Digital Integrated Circuits**


- ICs (Integrated Circuits) = Computer chips.
- Dual inline package (DIP) is very common packaging technology for computer chips.

model# Black plastic package

Solican chip pushere =) complex circuit


=) Complex Circuit
is fabricated
on a Steen chip
by optical
lithegraphy.

■ To build more complex digital systems -> use PCB (Printed Circuit Board).



# **Pin-Out Diagram**


- The logic functions that a particular chip implements are usually shown by embedding equivalent logic diagrams in package outline drawings.
- Ex) Quad-AND chip. V<sub>CC</sub> is an alternative notation for the power supply voltage.



ex) pu3 = PM1 · PM2

# Different Packaging Technologies?

- PGA (Pin Grid Array) is used for most microprocessor chips, since larger chip can be embedded and larger # of pins can be allocated.
- There are different variations – INTEL's LGA775 and AMD's Socket939.




Ics can be categorized with respect to the #of gates inside

#### **IC Integration Levels**


- SSI (Small-Scale Integration): ICs with a few gates.
- MSI (Medium-Scale Integration): ICs with a few hundred gates.
- LSI (Large-Scale Integration): 1K 100K gates.
- VLSI (Very Large-Scale Integration): a few million gates.
- ULSI (Ultra Large-Scale Integration): around one billion gates.
- Ex) INTEL Pentium 4 processor has about 125 million gates.

#### **Logic Delay Times**

- Waveform ( a plot of a variable as a function of time) is used to measure the behavior of a gate.
- Ex)



(a) Logic gate




(b) Ideal waveforms

 In the real world, a voltage cannot chance instantaneously.


=> There should be some delays for 0-1 & 11-0 transitions

**Output Switching Times** 

- Two time intervals must be considered:
  - t<sub>LH</sub>, the output low-to-high time, also called the rise time, t<sub>r</sub>.
  - t<sub>HL</sub>, the output high-to-low time, also called the fall time, t<sub>r</sub>.
  - By convention, these time intervals are not measured between 0v to VDD, but represent the transition required between 10% to 90% voltage levels, as shown below.



(a) Logic gate



(b) Low-to-high and high-to-low times

The minimum amount of time needed for the gate to switch from 0 to 1 then back again is given by:

tmm = tu + th

The maximum switching frequency is:

make in 1 sec.

■ Ex) LLy = 7.2 ns & the = 3.9 ns, fmax?


funy = 17,2×10-9+3,9×10-9 = 90.09 MHz


(2 90.09 million transitions por sec ma

# **Propagation Delay**

- It can be hard to keep track of both delay times for every logic gate.
- At the logic design level, it is simpler to introduce a single delay time that represents an average switching time, called "propagation delay", from the input to the output.
- This is to include the physical delay of a logic signal as it "propagates" through a chain of gates.

# **Inverter Gate Example**





■ Then, t<sub>P</sub> (=propagation delay) = 1/2 (t<sub>PHL</sub> + t<sub>PLH</sub>) or =max(t<sub>PHL</sub>, t<sub>PLH</sub>), alternatively.

#### Fan-In & Fan-Out

- The fan-in of a digital logic gate refers to the number of inputs.
- Ex) inverter has fan-in of <u>1</u> and NAND2 has fan-in of <u>2</u>.
- The fan-in provides information about intrinsic speed of the gate -> the propagation delay increases with the fan-in.
- EX) ORI is faster than OR3.

- The switching time of an electronic gate depends on the number of gates that are driven (or connected) at the output.
- The fan-out of a gate is the number of gates that are driven by the output, and it depends how the gate is used in the logic chain -> increasing the fan-out slows down the logic flow through the gate.

If no additional gate -> no load (fan-out=0)

A - To A no load propagation delay

Fan-out=1 ->


# Logic Cascades and Delays

■ Ex) linear chain of 4 inverters.


■ Ex) Inverter chain with increased internal

=> takes more time because of wore famouts!


#### **Basic Electric Circuits**



- Let's consider electric current flowing through a wire.
- The current I (measured in ampares, A) represents the flow of charge (denoted by Q, measured in units of coulombs, C) across a reference area shown.
- So, the current is the time rate of change of the charge across the area, as given by the derivative; I = dQ/dt.
- 1A = 1C/sec crossing the reference plane.
- Electrons flow right to left and current flows in the direction of positive charge (left to right).
- The voltage on the left side is higher than the right side.



- The unit of resistance is the ohm  $(\Omega)$ .
- Ex)  $1\Omega$  resistor admits 1A of current with 1v applied across it -> Ohm's law.




# Power Dissipation (P) of Resistor

- The power dissipation of a resistor in units of watts (W) is given by:
- $\blacksquare$  P = VI = (IR)I = I^2R (since V = IR, Ohm's law).
- Ex) Power dissipation of a resistor at 15v and 5A.

$$R = V_{I} = \frac{15}{5} = 35$$
  
 $SO, p = (5A)^{2}.35$   
 $= 25x3 = 75$  watts.

#### Capacitance


- A parameter that describes how a particular device can store electric charge.
- Ex) Parallel-place capacitor.



# Continued,


- The device consists of two metal plates that are separated from each other by an insulating layer such as glass.
  - 1. A voltage V is applied to the plates as shown.
  - 2. A charge of <u>+Q</u> is induced on the top plate and a charge of <u>-Q</u> is induced on the bottom plate.
  - Then, the amount of charge Q stored is Q = QV
- The unit of capacitance is the farad (F) such that C = Q/V.

ex) charge 100 k 5V, capacitaree?
$$C = \frac{100}{4V} = 2F$$




# The RC (Resistor-Capacitor) Circuit

 Digital switching networks are often modeled by using the series-connected RC circuit shown below.




- 1. Three components carry the same current I, since they are connected in <u>series</u>.
- But three different voltages are shown; V<sub>in</sub> (input voltage), V<sub>R</sub> (resistor voltage) and V<sub>C</sub> (capacitor voltage).
- The relationship among these voltages is from Kirchhoff's voltage law (KVL);
  - Sum of voltage rises = sum of voltage drops.
  - $V_{in} = V_R + V_C$
  - So, V<sub>R</sub> & V<sub>C</sub> respond to changes in the input voltage V<sub>in</sub>.

#### **RC Circuit Behavior**



- Input voltage V<sub>in</sub>(t) from 0v to a high voltage V<sub>H</sub> at time t<sub>1</sub> and then back to 0v at time t<sub>2</sub>.
- Then, capacitor voltage V<sub>C</sub>(t)?



# **Detailed Analysis**

/ V<sub>I</sub>

■ The time delay as the capacitor voltage changes from 0 to to the resistance R in the circuit, which impedes the current flow.

-> 
$$V_R = IR$$
  
->  $V_R = V_{in} - V_C$  (by KVL)  
So,  $I = (V_{in} - V_C)/R$ 

■ When the capacitor is charged, the voltage increases according to the formula:

ording to the formula: 
$$V_C(t) = V_H [1 - e^{-(t-t_1)/\tau}] \qquad t \ge t_1$$

-> exponential dependence formula: (e is "Euler e" and e = 2.71828... and τ (tau) is called the time constant and τ=RC seconds).

- $\tau$  represents the delay for the capacitor voltage to change from 0v to a certain high level that is chosen at time  $\tau$  seconds from  $t_1$ .
- -> The voltage at this time is...

$$V_C(t = t_1 + \tau) = V_H[1 - e^{-1}] = 0.632V_H \approx (2/3)V_H$$


- Small τ means fast transition.
- Large τ means slow transition.

#### Continued,

■ The discharge event is similar:

$$V_C(t) = V_H e^{-(t-t_2)/\tau} \qquad t \ge t_2$$

$$V_C(t = t_2 + \tau) = V_H e^{-1} = 0.368 V_H \approx (1/3) V_H$$



(V11-> Vc = (0.315). Tv= 1.84v (also takes Ins.

#### **Example**

 Consider an RC circuit with values of R=1000Ω and C=10<sup>-12</sup>F.

So,  $\gamma = RC = 10^3 \times 10^{-12} = 10^{-9}$  sec= lus. If  $V_{H} = \nabla V_{L}$ , then a low to high transition from p v to  $V_{C} = 10^{-12}$ 

10.622)-5v=3,16V takes T=1us.

■ What if we reduce R= R=1000 $\Omega$  to 500 $\Omega$  and C=5- $\frac{1}{2}$ F?

=> 4 +ms faster Housitions.

■ Keeping R=1000Ω, how can we achieve  $\tau$ =0.25ns? R C = 0.25μs.


=> 1000x C = 0.2 TMS => C = 2.5 × 10-13 F.

# **Application to Digital Circuits**


- Transitions 0->1 and 1->0 take time.
- The switching time of every digital electronic network is governed by any resistance and capacitance in the network.
- Parasitic elements: unwanted resistance and capacitance contributions that cannot be eliminated and that act to slow down the network response.
- So, keeping R and C as small as possible is desired!

#### **Transmission Lines**

Another type of logic delay arises when we analyze the physics of transmitting a voltage along a wire.



Transmission line signal delay (= t<sub>s</sub>) + the voltage at the end of transmission line takes time to "build up" to the final value = t<sub>d</sub>.



# **Program Completed**

University of Missouri-Rolla

© 2003 Curators of University of Missouri



UNIVERSITY OF MISSOURI-ROLLA The Name. The Degree, The Difference,