Credits: Yousif (Intel), Kubi@UCB, Asanovic @ MIT, http://csep1.phy.ornl.gov

Advanced Instruction Re-Ordering: Re-Order Buffer

Handout 13

November 2, 2004 Shoukat Ali


shoukat@umr.edu




1

Digression: A Refresher On Circular Buffers

- "An area of <u>memory</u> used to store a continuous stream of data by starting again at the beginning of the buffer after reaching the end." "FOLDOC" - Free Online Dictionary of Computing
- in our case, issue stage will write to the buffer and a new "commit" stage will read from the buffer
- two addresses (pointers) are maintained
 - tail pointer points towards the next empty entry
 - head pointer points towards the "first in" element






Modifying Tom's Alg For Precise Interrupts

- the modified algorithm has an additional stage, called <u>commit</u>
- stages are:
 - issue
 - read pending operand
 - execute
 - write result
 - <u>commit</u>, i.e., instruction's result in written into its destination (register or memory)
- or, we can merge RPO into execute (the way book does)
 - issue
 - execute
 - write result
 - commit


5

Changes in HW to Incorporate ROB

each reservation station will have one new field "Dest"



- Dest specifies the rob entry number of the instruction being housed in the RS
- symbols Qj, Qk will refer to rob entry number and NOT reservation station numbers



Issue Stage for Modified Tomasulo's Alg

- is there a free RS and a free ROB entry (struct hazard check)
- if no, stall in issue stage
- if ves
 - reserve the ROB entry at tail
 - reserve the RS
 - set Dest field of RS to ROB entry number
 - i.e., RS will write to ROB
 - set Dest field of ROB to destination register number
 - i.e., ROB will write to register file
 - store PC
 - read data operands if available (check both reg file and ROB)
 - for a pending operand, store tag into Qj, Qk
 - tag now is the ROB entry # of producer instruction, and not the number of the producer RS


Why Check Both Register File And ROB?

- recall: re-order buffer <u>holds the result</u> of an instruction <u>between</u> the time the operation associated with an instruction completes and the time instruction commits
- consider this scenario
 - producer instruction completed but not committed
 - result is in ROB but not in register file
 - any dependent instruction must read result from ROB until the producer commits

9


Execute Stage of Modified Tomasulo's Alg

- wait until pending operands become available on the CDB (match CDB tag against operand tags)
- grab pending operands from CDB and issue to FU (if free)
- execute



Write Result Stage of Modified Tomasulo's Alg

- broadcast result + tag (ROB entry # of the producer instruction) on the CDB
- all reservation stations listen in, and compare the advertised ROB entry # with the one they want
 - pick up value if there is a match
- <u>ROB</u> also listens in, and writes the result in its "Value" field



Commit Stage of Modified Tomasulo's Alg - 1

- two different sequences
- examine the instruction at the head of ROB
- if "ready" field is set to "yes" (i.e., if result been written to ROB)
 - if "exception" field is set to "no" (i.e., instr did not raise exception)
 - copy the "value" field into:
 - the register (for loads and ALU instructions) <u>if this instruction</u> <u>is supposed to write the register</u>
 - memory (for stores)
 - remove the instr from ROB by setting busy to "no"

entry #	busy	instruction	ready	destin- ation	value	exce- ption	PC
1	yes	MULTD	yes	F0	30	no	1032
2	yes	SUBD	yes	F8	42	no	1036
3	yes	DIVD	no	F10		no	1040
4	no						

Commit Stage of Modified Tomasulo's Alg - 2

- two different sequences
- examine the instruction at the head of ROB
- if "ready" field is set to "yes" (i.e., if result been written to ROB)
 - if "exception" field is set to "yes"
 - copy PC of offending instr somewhere
 - flush entire ROB
 - service the interrupt
 - restart execution by loading PC of the offending instruction

entry #	busy	instruction	ready	destin- ation	value	exce- ption	PC
1	yes	MULTD	yes	F0	30	yes	1032
2	yes	SUBD	yes	F8	42	no	1036
3	yes	DIVD	no	F10		no	1040
4	no						

13

Instruction j k
LD F6 34 R2
MULTD F0 F2 F6
SUBD F8 F6 F2
ADDD F10 F8 F4


IS	RPO	EXE	WR	COM


RS	<u>Dest</u>	<u>Busy</u>	<u>Op</u>	<u>Vj</u>	<u>Vk</u>	<u>Qj</u>	<u>Qk</u>
<u>Load</u>		No					
Add1		No					
Add2		No					
<u>Mult</u>		No					


FP Reg#	ROB#	busy	٧
0	0	no	18
2	0	no	32
4	0	no	56
6	0	no	31
8	0	no	98
10	0	no	66


entry#	<u>ready</u>	<u>oper</u>	<u>dest</u>	<u>value</u>	<u>excep</u>	<u>PC</u>	<u>busy</u>
1	no				no		no
2	no				no		no
3	no				no		no
4	no				no		no

assume R2 = 10









```
finishing times
Instruction
                   j
                            k
                                  IS
                                            RPO
                                                     EXE
                                                               WR
                                                                         COM
LD
                                  1
                                                               4
         F6
                   34
                            R2
                                            1
                                                                         5
                                  2
MULTD
         F0
                                  3
SUBD
         F8
                   F6
ADDD
         F10
                                  4
                  F8
 if instr has a register dest
                                                                          busy
                                                                     ROB#
                                                              Reg #
 h = rob head
 d = Rob[h].dest
                                                                          ves
                                                                                 18
 if ROB[h].excep = "yes"
                                                                                32
                                                                    0
                                                                           no
   copy PC, flush ROB, service interrupt, restart from PC
                                                                    0
                                                                                56
 if ROB[h].excep = "no" and Reg[d].ROB# = h
                                                                    0
                                                                                40
   Reg[d].V = ROB[h].value
                                                                    3
   Reg[d].busy = no; Reg[d].ROB# = 0;
                                                              10
                                                                          yes
                                                                                66
   ROB[h].busy = no;
}
 entry#
                                          PC
          <u>ready</u>
                                              <u>busy</u>
                 <u>inst</u>
                       <u>dest</u>
                            <u>value</u>
                                   excep
                       F6
          yes
                 ld
                             40
                                              no
 2
          no
                       F0
                                   no
                                               yes
                 subd
                                   no
                                               yes
                 addd
                                                                                   19
```

Commit Stage For a Store Instruction

```
h = rob head
d = Rob[h].dest = some address

if ROB[h].excep = "yes" {
  copy PC, flush ROB, service interrupt, restart from PC
  }

if ROB[h].excep = "no" {
    Mem[d] = ROB[h].value
    Reg[d].busy = no; Reg[d].ROB# = 0;
    ROB[h].busy = no
}
```

Hardware Speculation

The Grandest Concept of Them All

21

ROB Allows Speculative Execution

- result from a <u>completed but not committed</u> instruction X is used by later consumer instructions speculatively
- if X raises an exception, the entire ROB is flushed
 - i.e., results of all later instructions (possibly speculatively executed) are discarded
- the process of using an instruction's result before knowing if it is valid is called "speculative execution"

Other Forms of Speculation - 1


I realize we have not done branch prediction schemes yet. Will cover soon.

- branch outcome speculation:
 - assume the HW <u>predicted</u> that a particular branch will be taken
 - based on the prediction, HW executed a few instructions after the branch
 - that is, some speculative execution was done
 - then HW finds out that the branch was not taken!!!
 - open question to class: How can we use re-order buffer to ensure that incorrect code execution will not be done in the above case?
 - you do not need to know the methods for predicting branches to answer this question

23

Commit Stage For Predicted Branches

- add a "branch prediction" field to the ROB entry
- set to "nok" when it is known that branch was incorrectly predicted
- set to "ok" when it is known that branch was <u>correctly</u> predicted
- assume that a branch instruction is at the head of ROB
- examine the <u>branch</u> instruction
 - if the "branch prediction" is set to "ok"
 - commit branch, i.e., "accept" the results of the instructions speculatively executed on the predicted path
 - if the "branch prediction" is set to "nok"
 - flush entire ROB
 - restart execution by loading



SW-LW Dependency Speculation

- as soon as the load's effective address is calculated, the load is sent to memory
 - without waiting for earlier issued stores to complete
- open question to class: How can we use re-order buffer to ensure that incorrect code execution will not be done in the above case?