

CpE111

Introduction to Computer Engineering

Dr. Minsu Choi

CH 5: VHDL



UNIVERSITY OF MISSOURI-ROLLA
The Name. The Degree. The Difference.

Introduction to VHDL

- VHDL: VHSIC
Hardware Description Language.
- VHSIC: Very High Speed Integrated Circuit; Dept of Defense first used it.
- VHDL is pronounced by just reading the letters. VHSIC, on the other hand, is pronounced as vis-hic.
- VHDL is a CAD (Computer Aided Design) tool for digital logic networks.


How to Describe a Module (or a Unit) in VHDL?

1. Define the block itself by giving it a name, and by specifying the input and output ports -> called "entity" statement.
 2. Specify what the module actually does (i.e., how the outputs are related to the inputs) -> called "architecture" statement.
- Reserved words and defined symbols for VHDL are shown in next slide.

				Symbol	Meaning
abs	file	of	sra	+	Addition, or positive number
access	for	on	srl	-	Subtraction, or negative number
after	function	open	subtype	/	Division
alias		or		=	Equality
all	generate	others	then	<	Less than
and	generic	out	to	>	Greater than
architecture	group		transport	&	Concatenator
array	guarded	package	type		Vertical bar
assert		port		:	Terminator
attribute	if	postponed	unaffected	#	Enclosing based literals
	impure	procedure	units	(Left parenthesis
begin	in	process	until)	Right parenthesis
block	inertial	pure	use	.	Dot notation
body	inout			:	Separates data object from type
buffer	is	range	variable	"	Double quote
bus		record		'	Single quote or tick mark
	label	register	wait	**	Exponentiation
case	library	reject	when	=>	Arrow meaning "then"
component	linkage	rem	while	=>	Arrow meaning "gets"
configuration	literal	report	with	:=	Variable assignment
constant	loop	return		/=	Inequality
		rol	xor	>=	Greater than or equal to
disconnect	map	ror	xnor	<=	Less than or equal to
downto	mod			<=	Signal assignment
		select		<>	Box
else	nand	severity		-	Comment
elseif	new	shared			
end	next	signal			
entity	not	sla			
exit	null	sl			

Entity Statement

- Identifies the module as a distinct logic block and also defines the input and output ports.



- Ex) In VHDL...

```
entity Sample-gate is
    port (a,b,c: in bit;
          f: out bit);
end Sample-gate;
```

Entity Sample-gate is
 port (a,b,c: in bit;
 f: out bit);
 end Sample-gate;

Entity statement
defines
entity

port statement
defines
I/O ports.

Architecture Declaration

- Describes exactly what the block does.
- Three major classifications for architectural declaration are:
 - Behavioral descriptions where we provide an exact relationship between the inputs and the outputs.
 - Structural listings that construct logic functions by combining more primitive elements, such as gates.
 - Dataflow models that describe modules by defining the "flow" of the data signals. This can be viewed as a type of behavioral model.

General VHDL Architectural Description Format

```

architecture type_of_description of gate_name is
    Declaration_1;
    Declaration_2;
    ...
begin
    Statement_1;
    Statement_2;
    ...
end type_of_description;

```

a	b	f
0	0	0
0	1	1
1	0	1
1	1	1

Comment

Ex) OR2 Gate

a = Gate-1
b = Gate-1
f

-- First Example

entity Gate-1 is

port (a,b: in bit;

f: out bit);

end Gate-1;

architecture Logic of Gate-1 is

begin

f <= a or b;

end Logic;

Keyword	Example	Meaning
not	not a	\bar{a}
and	c and d	$c \cdot d$
or	u or v	$u + v$
xor	x xor y	$x \oplus y$
nand	a nand b	$\overline{a \cdot b}$
nor	c nor d	$\overline{c + d}$
xnor	x xnor y	$\overline{x \oplus y}$

predefined
logic
operators

name of declaration

gate name

assignment operator

OR predefined logic operator

should be same.

$$a = \boxed{\text{Gate-2}} - g$$

a	b	g
0	0	1
0	1	1
1	0	1
1	1	0

$$x = \boxed{\text{Gate-3}} - h$$

a	b	h
0	0	1
0	1	0
1	0	0
1	1	0

More Examples

```
entity Gate-2 is
  port (a,b: in bit;
        g: out bit);
end Gate-2;
architecture Logic of Gate-2 is
begin
  g <= a nand b;
end Logic;
```

Same as Gate-2.
 Except gate
 name (Gate-3)
 and assignment
 statement
 (h <= x xnor y;)


Concurrent Operations

- The keyword operators – not, and, or, xor, nand, nor, and xnor – are used to describe what are called “concurrent” operations -> operations are performed without regarding to any timing constraint.
- f <= x and y and z; <- the value of f is updated whenever there is a change in the status of the inputs x, y and z.

$$\text{ex) } h = a + b \cdot \bar{c} + d$$

$$h <= \text{not}(a \text{ or } (b \text{ and not } c) \text{ or } d);$$

⊗ use parentheses to avoid miss interpretation.



In VHDL

Example

entity Gate-Ex is

port (a, b, c : in bit);

result : out bit);

end Gate-Ex;

architecture Concurrent of Gate-Ex is

begin

result <= (a or b) and (c and d);

end concurrent;

VHDL Identifier Rules

1. Upper and lower case letters + digits + underscore symbol "_" can be used.
2. Single string of characters of any length.
3. Case sensitive: Or_gate_3 is not the same as OR_GATE_3.
4. The underscore "_" cannot be used as the first & last character and not two or more "_"s in a row.

How to Specify Propagation Delay & Transport Delay?

- No propagation delay is considered in concurrent operations.
- To specify propagation delay, use "after" keyword along with the value of the delay in the concurrent operation statement. $X \rightarrow \text{Result}$, if $t_p = 2ns$
- Ex) $\text{Result} \leq \text{not } x \text{ after } 2ns;$
- Transport delay: time delay associated with an interconnect wire.
- Ex) $\text{output} \leq \text{transport}(x) \text{ after } 10ps;$
- This describes a signal x that is moved to the output after a delay of 10 pico seconds ($1ps = 10^{-12} \text{ sec}$).

Structural Modeling

- Basic units can be combined to build more complex logic networks. (in structural modeling technique).
- Building blocks are called components.
- Ex) $f = ab + cd \rightarrow$ two basic components can be used to build this function: AND2 and OR2.


Construct two AND2 terms

$$x_1 = a \cdot b$$

$$x_2 = c \cdot d$$

then OR them together

$$f = x_1 + x_2$$



In VHDL...

— Structural Description
entity *AOI_Network* is
port (a, b, c, d : in bit;
f : out bit);
end *AOI_Network*;

— The listing below builds the network using components

Architecture Structural of *AOI_Network* is

— Define an AND gate as a component

component *AND2*
port (x, y : in bit;
z : out bit);
end component;

— Define an OR gate as a component
component *OR2*

port (x, y : in bit;
z : out bit);
end component;

— The next line declares the internal module signals
signal *X1, X2* : bit;

— The port maps specify the internal wiring

begin

G1 : *AND2* port map (a, b, *X1*);

G2 : *AND2* port map (c, d, *X2*);

G3 : *OR2* port map (*X1*, *X2*, f);

end Structural

- In a design library which has AND2 and OR2 gates...

entity *AND2* is

port (u, v : in bit;
g : out bit);

end *AND2*;

architecture Logic of *AND2* is

begin

$g \leftarrow u \text{ and } v$;

end Logic;


OR2 similar... OR2

$g \leftarrow u \text{ or } v$;

Modular Design using Cell Library

- Choose cells (= unit gates) from a design library, then wire instances to build complex logic networks.

- Ex)



an instance of cell OR2

an instance of entity Gen-1

Network - ex

an instance of entity Gen-2

an instance of cell AND2

VHDL Listing

```

entity Network_ex is
    port (a, b, c, d, e : in bit;
          f, g : out bit);
end Network_ex;
architecture structural of Network_ex is
    component Gen-1
        port (x, y : in bit;
              g : out bit);
    end component;
    component Gen-2
        : AND-2
        : OR-2

```

```

-- define internal signals
    signal X1, X2 : bit;

-- port maps
begin
    M1 : Gen-1 port map (b, c, X1);
    M2 : Gen-2 port map (d, e, X2);
    G1 : OR-2 port map (a, X1, f);
    G2 : AND-2 port map (X1, X2, g);
end structural;

```

Conditional Models

- VHDL conditional statement syntax: <statement1> when <condition> else <statement2>;
- Relational Operators: (X)

```

=   equal to
/=  not equal to
>   gt
<   lt
>=  ge
<=  le


```

```

entity Equals is
    port (a, b : in bit;
          same : out bit);
end Equals;
architecture Dataflow of Equals is
begin
    same <= '1' when a = b else
            '0';
end Dataflow;


```

a	b	same
0	0	1
0	1	0
1	0	0
1	1	1



Example

```
entity Table_Example is
  port(x, y, z: in bit;
        g: out bit);
end Table_Example;
architecture Dataflow of Table_Example is
begin
  g <= '1' when (x = '0' and y = '0' and z = '1') else
    '1' when (x = '1' and y = '0' and z = '1') else
    '1' when (x = '1' and y = '1' and z = '0') else
    '1' when (x = '1' and y = '1' and z = '1') else
    '0';
end Table_Dataflow;
```



x	y	z	g
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

list these four conditions.


we have 4 input bit patterns that result in g=1.

Binary Words

- n-bit binary word represent 2^n distinct bit patterns.
- VHDL allows us to handle words using arrays of bits.
- Ex) 4-bit word $In_a = a_3a_2a_1a_0$


```
port (In_a: in bit_vector (> downto 0));
      x: out bit);
```

array of bits



index from 3 to 0.

Ex) ORing Two 4-bit Words



```

entity Word_OR is
    port(In_a, In_b : in bit_vector (3 downto 0);
          Out : out bit_vector (3 downto 0));
end Word_OR;
architecture Listing of Word_OR is
begin
    Out(3) <= In_a(3) or In_b(3);
    Out(2) <= In_a(2) or In_b(2);
    Out(1) <= In_a(1) or In_b(1);
    Out(0) <= In_a(0) or In_b(0);
end Listing;
  
```

Libraries

- Library: collection of predefined quantities and procedures that are used by the VHDL compiler to interpret user's code.
- Packages: subgroups of a library.
- Ex) To introduce the ieee library and IEEE 1164 package, we initiate a VHDL description by;

```

library ieee;
use ieee.std_logic_1164.all;
  
```

⊛ Only basic concepts in VHDL covered in this chapter.
More advanced topics covered in VLSI courses.

Program Completed

University of Missouri-Rolla

© 2003 Curators of University of Missouri



UNIVERSITY OF MISSOURI-ROLLA
The Name. The Degree. The Difference.