
# CpE111 Introduction to Computer Engineering

Dr. Minsu Choi
CH 7: Logic Components




### Digital Logic Component Concept


- It is very difficult to keep track of each gate in designing a large digital system such as a computer.
- The hierarchical design approach where a large ("macro") function is defined using a large block is called a digital component (= element, unit or module).
- Ex)



Custral bills school internal functions.



Blode-diagram



#### **4-Bit Equality Detector**

Suppose that we have two 4-bit words

10-


△ = a₃d₃a₁a₀■ That we wish to compare.


So, 
$$f = (a_3 \oplus b_3) \cdot (a_2 \oplus b_2) \cdot (a_0 \oplus b_0)$$
  
 $a_3 + b_3 + b_4$   
 $a_3 + b_5 + b_6$ 

Internal circuitry.


#### **BCD Validity Detector**

- Bit patterns from 0000 to 1001 are used.
- How can we design a detector?
- If (ABCD is valid) then F=0 else F=1.
- Let's build a K-map!





Dis "dois care




#### **Line Decoders**


> 2-bit pinary word scleds
the output point to be
activated => called

■ Line decoder is a circuit that allows us to "activate" an output line by specifying a control word.

Active - high decoder

Ex) Active-high 2/4 decoder






### 5150 P3 D2 D1 D6 00 1 1 1 0 10 1 0 1 1


#### **Active-Low 2/4 Decoder**

or, by beMorgan's rule ...

$$p_0 = s_1 + s_0$$
 $p_1 = s_1 + s_0$ 
 $p_2 = s_1 + s_0$ 
 $p_3 = s_1 + s_0$ 
 $p_3 = s_1 + s_0$ 


=) Either way, the external behavior bemains the same tegardless of the internal circuit details.





G-dependance notation (Select bits SIRSO select Myout 4 Signal Pon Ps






- Internal circuitry will be very complex.
- 2 4:1 MUXs & 1 2:1 MUX can be combined to implement 8:1 MUX.
- -> Hierarchical design approach.

#### Continued,

- The select word s₂s₁s₀ can be split into two groups: s₁s₀ to control the 4:1 MUXs and s₂ to select a desired output from them.
- Two internal signal x<sub>1</sub> and x<sub>2</sub> can be defined as:

$$X_1 = \overline{5}, \overline{5}, \overline{6}, 0 + \overline{5}, 15, 0$$
 +  $\overline{5}, \overline{5}, 0$  +  $\overline{5}, \overline{5}, 0$  +  $\overline{5}, 0$ 

■ Then,







- A MUX can be programmed to function as a logic element.
- Ex) 4:1 MUX OR implementation.

The output equation of fil Muxis...

$$f(x,y) = \overline{x}\overline{y} P_0 + \overline{x}y \cdot P_1 + \overline{x}\overline{y} P_2 + \overline{x}y P_3$$
T. Tof OR:s 7 feplace Po=0




 $\int = \overline{\chi}y + \chi \overline{y} + \chi y$ 



10 0 0 0 xty output

€ += x

De Intert yors - control bits of Mux



#### **VHDL Description of 4:1 MUX**

entity mux4 is b port(d0, d1, d2, d3: in bit; s: in bit\_vector(1 downto 0); f: out bit); end mux4;

architecture basic of mux4 is

begin

f<=d0 when (s="00") else

f<=d1 when (s="01")

else

f<=d2 when (s="10")

else

f<=d3 when (s="11")

end basic;


#### VHDL Code S: M bit\_vector (1 downtoo); entity demux1\_4 is begin $port(x_{\alpha})$ : in bit; $\nu$ ifs="00" then p0,p1,p2,p3 : out bit); $p0 \le x$ ; end demux1\_4; p1<='0'; p2<='0'; architecture operation of p3<='0'; demux1 4 is else if s="01" then end operation;

#### **Binary Adders**

- Arithmetic functions such as addition and subtraction can be performed using binary numbers. These types of operations are central to building a computer.
- 4 cases can be identified for 1-bit addition:
  - 0 + 0 = 0
  - = 0 + 1 = 1
  - = 1 + 0 = 1
  - 1 + 1 = 0 with a carry of 1 (called "carry bit")

=) XOR


■ The output column is equivalent to XOR function.



#### **Full Adder**

- A logic network that provides the operations needed to add the bits in an arbitrary column.
- 3 input bits: a<sub>n</sub>, b<sub>n</sub> (data bits) and c<sub>n</sub> (carryin bit from the column immediately to the right).
- 2 output bits: s<sub>n</sub> (sum bit) and c<sub>n+1</sub> (carryout bit).






(a) Block d	iagram
-------------	--------

$a_n b_n c_n$			s <sub>n</sub>	$c_{n+1}$
0	0	0	0	0
0	1	0	1	0
1	0	0	1	0
1	1	0	0	1
0	0	1	1	0
0	1	1	0	1
1	0	1	0	1
1	1	1	1	1

(b) Function table


#### Simplified Function Forms of s<sub>n</sub>

and  $C_{n+1}$  =) K-maps proven not to be effective. Su = an bn on + an bu on + an bu on + an bu on effective. = (anbn + an bu) cu + (an b) ch + an bn) ch = (an  $\Theta$  bu) cu + (an  $\Theta$  bu) cu = an  $\Theta$  bn  $\Theta$  cu \ = odd function. Cut = (an bu on + an bu on + an bu on cu + an bu on cu \ = an bu (cn + cu) + cu (an  $\Theta$  bu) \ = an bu + cu (an  $\Theta$  bu)



#### Half Adder


■ A special case of the full adder when c<sub>n</sub>=0 (no carry-in bit considered).



#### **Parallel Adders**


- Half-adders and full-adders are used to add individual bits together. An extension of this problem is the addition of two n-bit binary words.
- Ex) A = azazaiao + B = bzbzbibo => 4-bit adder Let's break down the problem Explicitly by writing the addition procedure out as:

This shows that we can use a single-bit adder for each column and connect the carry-out bit to the adjacent column to the right.




#### **Overflow Bit**

- Also note that the sum may be larger than 4 bits.
- So, an overflow bit c<sub>o</sub> is provided such that c<sub>o</sub> =0 means that 4 bits are sufficient to express the sum, while c<sub>o</sub> =1 implies that the sum requires more than 4 bits.




## Parallel Adder Design with Ripple Carry Scheme

■ The carry "ripples" from the right to the left.




#### **Timing**

- There are two cases we must consider:
  - FA generates s first, then c.
  - FA generates c first, then s.





(b) FA produces carry-out bit first

### 8-Bit Adder Design using Cascaded 4-Bit Adders



Likewise, 16-bit or more can be designed.





#### **More Efficient Way?**

- X Y = D is equivalent to saying that X + (-Y) = D where Y + (-Y) = 0.
- So, we can find (-Y). Then, using the adder, add X & (-Y) to perform subtraction.

■ Ex) 
$$Y = y_3 y_2 y_1 y_0$$
  $(-Y) = W_3 W_2 W_1 W_0$   
+ W≥W2W1 W0  
0 0 0 0

If we choose  $W_n = y_n$ , then the sum in every column is automatically (1+0)=1, so that:

Idea!: add I to make it \$000.

## 1's Complement and 2's Complement

- Then, how we can express (-Y) in binary?
- 2's complement number can be used.
  - First, complement each bit: called 1's complement.
  - Then, add 1 to it: called 2's complement.
  - Y + 2's complement Y = 0, if we discard overflow bit.
  - So, (X Y) = X + 2's complement Y -> we can use the adder to perform subtraction.
- Ex) X = 0101 and Y = 0011. Then, (X Y) = ?

Bodd +bem up.

$$Y = 510$$
  
+ 1101  $Y = 310$   
Viscard  $Y = 310$ 

DICOOD

all 0 s


=> the goal


accomplished

ignore carry



- XOR gate can be used to generate 1's complement number.
- C<sub>in</sub> must be 1 so that we add 1 to 1's complement to make 2's complement.





### Positive and Negative Integers in 2's Complement

- n-bit binary word has 2<sup>n</sup> bit patterns.
- The total number of bit patterns is divided into two groups.
- If MSB is 0, positive integer.
- If MSB is 1, negative integer.
- So MSB is also called as "sign bit".
- Since all-zero bit pattern is used to represent 0, the range of positive values is one less than the range of negative values.
- For example, 8-bit 2's complement word has 256 bit patterns. So, it is possible to express -128<sub>10</sub> to +127<sub>10</sub>.

#### 8-Bit 2's Complement Number

■ The MSB is used as sign bit of -2^7 weight and the other bits have weight of 2<sup>i</sup>.

$$A = \begin{bmatrix} S & 0.6 & 0.5 & 0.4 & 0.3 & 0.2 & 0.4 &$$

$$= Ex) \quad 0000 \quad 0001 = 1_{10}$$


$$1000 \quad 0001 = -128_{10} + (14 + 32_{10} + 1)_{0} = -1_{10}$$

$$(1111 \quad 1111) = -128_{10} + (14 + 32_{10} + 1)_{0} = -1_{10}$$


#### Multiplication


AND function can be used to implement 1-bit

multiplication. 
$$0 \times 0 = 6$$
 $0 \times 1 = 6$ 
 $0 \times 1 = 6$ 



- For multi-bit multiplication, 1-bit multiplier and HA can be used.
- Ex) 2-bit multiplication





### 

#### **Transmission Logic Gate**

- TGs are logic-controlled switches that can be used to construct a wide variety of logic networks.
- CMOS TG has very simple structure:

