

CpE111 HW#5 Solutions

1. Entity Gate-X is

port(U, V: in bit; F: out bit);

end Gate-X;

Architecture Logic of Gate-X is

begin

F <= U Xor V;

end Logic;

2. $g \leq (a \text{ and } b) \text{ or } (\text{not } c \text{ and } d);$

3. Entity Function is

port(a, b: in bit-vector(3 downto 0);

G: out bit);

end Function;

Architecture Logic of Function is

begin

G <= (a(3) Xor b(3)) Or (a(2) and b(2)) Or

(a(1) Or b(1)) Or (a(0) Xor b(0));

end Logic;

4. entity Table is

port(A,B,C: in bit; A : out bit);

end Table;

architecture logic of Table is

begin

A <= '1' when (A='0' and B='1' and C='0') else

'1' when " 1 1 1 " 0 "

" 1 1 when " 0 " 0 " 1 "

" 1 1 when " 1 " 0 " 1 "

" 1 1 when " 1 " 1 " 1 "

'0';

end logic;

#