## CpE 213 Digital Systems Design

Lecture 7 Thursday 9/16/2003

#### Before the next lecture

- Review Chapter 2.
- Read Chapter 3.

# Calculate 3\*5 with for loop

Code	Addr	Instr		
	·	MOV A, #0		
		MOV R0, A		
		MOV A, #3		
		MOV R1, A		
	Loop:	MOV A, #5		
		CLR C		
		ADDC A, R0		
		MOV R0, A		
		MOV A, R1		
		CLR C		
		ADDC A, #0FFh		
		MOV R1, A		
		JZ Stop		
		SJMP Loop		
	Stop:	SJMP Stop		

# Code for previous program

Mnemonic	Code	
MOV A, #0	74 00	
MOV R0, A	F8	
MOV A, #3	74 03	
MOV R1, A	F9	
MOV A, #5	74 05	
CLR C	C3	
ADDC A, R0	38	
MOV R0, A	F8	
MOV A, R1	E9	
CLR C	C3	
ADDC A, #FF	34 ??	
MOV R1, A	F9	
JZ Stop	60 ??	
SJMP Loop	80 ??	
SJMP Stop	80 FE	

Registe	r co	onte	nts		
Code executed:	PC	R0	R1	ACC	С
MOV A, #0	00	xx	xx	xx	х
MOV R0, A	02	xx	xx	00	х
MOV A, #3	03	00	xx	00	х
MOV R1, A	05	00	xx	03	х
MOV A, #5	06	00	03	03	х
CLR C	08	00	03	05	х
ADDC A, R0	09	00	03	05	0
MOV R0, A	0A	00	03	05	0
MOV A, R1	0B	05	03	05	0
CLR C	0C	05	03	03	0
ADDC A, #FF	0D	05	03	03	0
MOV R1, A	0F	05	03	02	1
JZ Stop	10	05	02	02	1
SJMP Loop	12	05	02	02	1
MOV A, #5	06	05	02	02	1
CLR C	08	05	02	05	1
ADDC A, R0	09	05	02	05	0
MOV R0, A	0A	05	02	0A	0
MOV A, R1	0B	0A	02	0A	0
CLR C	0C	0A	02	02	0
ADDC A, #FF	0D	0A	02	02	0
MOV R1, A	0F	0A	02	01	1
JZ Stop	10	0A	01	01	1
SJMP Loop	12	0A	01	01	1
MOV A, #5	06	0A	01	01	1
CLR C	08	0A	01	05	1
ADDC A, R0	09	0A	01	05	0
MOV R0, A	0A	0A	01	0F	0
MOV A, R1	0B	0F	01	0F	0
CLR C	0C	0F	01	01	0
ADDC A, #FF	0D	0F	01	01	0
MOV R1, A	0F	0F	01	00	1
JZ Stop	10	0F	00	00	1
SJMP Stop	14	0F	00	00	1
Total instructions	34	0F	00	00	1
Total clock cycles		- 0.	- 00	- 00	

Modification required for 21\*60

#### Quiz - Fill in the table below

Note: numbers in first column are in decimal


Mnemonic	Code	РС	R0	R1	ACC	С
MOV A, #11	74 ??	00	xx	xx	xx	х
MOV R0,A	1111 1???					
MOV A, #04	74 ??					
CLR C	C3					
ADDC A, R0	0011 1???					
MOV R1, A	1111 1???					
MOV A, #04	74 ??					
ADDC A, R1	0011 1???					
SJMP Stop	80 ??					

## 8051 HW Continued - Internal RAM

■ Low 128 bytes contains:

Stop

- 16x8 bits of bit addressable RAM
  - cpl 0 is same as xrl 20h,#1
- Four banks of 8 registers (R0 through R7)
  - PSW(4:3) selects
  - good for context switching
  - What is the address of register 5 in bank 3?



#### Instructions using registers

- Can use 1-byte or 2-byte instructions
  - MOV A, R5
  - MOV A,05H
  - version is shorter
  - Frequently accessed data should be stored in registers

Instruction	Bank 0	Bank 1	Bank 2		
MOV A,R0	MOV A, 00H	MOV A, 08H	MOV A, 10H		

#### **Special Function Regs** E8 E٥ ACC D8 D0 PSW C8 C0 88 80 РЗ Α8 A0 SCON SBUF 90 TCON TMOD TLO TL1 THO TH1 DPL P0 DPH PCON BIT ADDRESSABLE

#### Special Function Registers (SFRs)

- Are not just memory locations are registers serving special functions
- SFRs ending in 8 or 0 are both byte and bit addressable (includes ACC)
- Mostly accessed by indirect addressing
- SETB 0E0H sets bit 0 of ACC
- E0 is both byte address of whole ACC and bit address of LSB
- Question: How to set MSB of B, leave others intact?

### Program Status Word (PSW)

■ SFR at address D0H

Med

	INISB					LSB				
	CY	AC	F0	RS1	RS0	OV	-	Р		
віт	SYME	OL F	UNCTIO	ON						
PSW.7	CY	C	arry flag	g.						
PSW.6	AC	Α	uxilliary	Carry fla	ag. (For	BCD oper	rations.)			
PSW.5	F0	F	lag 0. (A	vailable	to the u	ser for ge	neral purp	oses.)		
PSW.4	RS1	· · · · · · · · · · · · · · · · · · ·								)
PSW.3	RS0									
PSW.2	OV	C	verflow	flag.						
PSW.1	_	U	ser-defi	nable fla	ıg.					
PSW.0	P Parity flag. Set/cleared by hardware each instruction cycle to indicate an odd/even number of "one" bits in the Accumulator, i.e., even parity.									
NOTE:	(0,0)— (0,1)— (1,0)—	ents of (F - Bank ( - Bank 1 - Bank 2 - Bank 3	00H (08H (10H	i0) enab H–07H) H–0fH) H–17H) H–17H)	le the w	orking reg	ister bank	s as follov	/S:	SU00531A