Cp Eng 111, Section B Fall 1999


97 purper

Exam 2

Name: Jux du

Show all work on the exam papers. If you need additional space, use the reverse side of the paper. Closed book, closed notes, no calculator:

1. (a) Re-arrange the following integration levels in increasing order of (12) size:



(b) What does the acronym MOSFET stand for?

Metal Oxide Semiconductor Field Effect Transistor

(c) Draw the circuit symbol for an n-channel MOSFET.

(d) State or otherwise describe Moore's Law.

The number of transistors on IC's noibles every two years.



- Determine whether each of the following is True (T) or False (F). Circle 2. (12)the appropriate choice.
 - INCREASE. (a) Propagation delay decreases with fan-in.



(b) TTL logic family is based on bipolar transistors.




(c) An advantage of ECL is its switching speed.




(d) The reserved word downto is part of the syntax definition of binary words in VHDL.




Given the following truth table, what gate is represented in negative 3. (a) (9) logic?








(b) Determine the conducting state (OFF or ON) for the following:




Determine the values of the inputs that must be applied to insure (c)

that x and y are electrically connected.


$(A+B)\overline{c}$	$A \longleftarrow B$
M = 0 and $B = 0$ and $A = 1$ and $B = 0$ and $A = 1$ and $B = 1$ and $B = 1$	C='0' y





4. Construct the VHDL listing that describes the logic circuit shown below:





entity Question - 4 is

port (x1, x2, x3, x4: in bit;


end Question - 4;


architecture Structural of Question - 4:

begin

$$f <= (x1 \text{ and } x3) \text{ or } (x2 \text{ and } \text{not}(x3));$$

$$g <= (x1 \text{ or } \text{not}(x3)) \text{ and } (\text{not}(x3)) \text{ or } x4);$$
end Structural;





$$\overline{\chi}$$
 $(\overline{\gamma} + \overline{z})$


X	Y	Z	X	4+2	— Y+Z	x (4+2)
0	0	0		0	1	1
0	O	(1.	1	0	0
9	1	0	Ì	1	0	0
Ø	ţ	1	1.	b	0	0
	0	0	0	Ð	1	0
1	0	1	0		0	0
l	1	0	0	+	0	0
1		t	0		0	0
	0 0 0	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			

6. For the circuit below, calculate each of the requested delays, given the (20) following parameters and assuming that the output f₁(t) drives one NOR gate and that the output f₂(t) drives one inverter:

$$t_{p0,NOT} = 0.5 \text{ ns}$$

$$t_{pL,NOT} = 0.4 \text{ ns}$$

$$t_{p0, AND} = 0.85 \text{ ns}$$



(b) delay from
$$x_3$$
 to $f_2(t)$

$$t_{auly} = t_{po,or} + t_{pu,and} + t_{po,and} + t_{pu,not}$$

= 0.8 nb + 0.95 ns + 0.85 ns + 0.4 ns = \bigg[3.0 ns \bigg]

- 7. Using 3x10¹⁰ cm/sec for the speed of light, "how long" is a nanosecond?
- (7) In other words, what is the longest distance a signal can travel before inducing a 1 ns delay?

$$01 = 3 \times 10^{10} \text{ cm} \cdot 1 \times 10^{-9} \text{ s} = 30 \text{ cm}$$

