CPE 217 8744 2003

Duby am I taking this course?

- Micro controllers (especially 8051 family) are used to design many embedded systems such as actomotive sys. Network Cards, telephone, etc...

@ 8051 family. (developed by Intel.co)

- classic (> 15 years)

- Most popular

- may applications

- many peripherals available

- much development software available

- More than 150 variousts of 8011 offered by more than 20 different vendors.
- > 126 million components sold annually

We will learn about what's inside, how to program, and how to design hard ware around

These concepts that we will learn are fundamental to digital systems clasion. To general.

Duick Review on Olisital - logic

Systems'

Brucher (base 2): One binary dist => bit

4 " 5 => 71 bble

8 " 5 =1 byte

Bin: 00 10 10102 =
$$31 + 8 + 2 = 4 + 10$$
.

dec! 128 64 (3) 16 (8) 4 (2) 1

$$= \frac{001010102}{0.52} = 528.$$

If the opefault system data word size is 16 bits.. (= 4 Hex Q4:12)

ex) TH C programing language

Hex putix

14bit data word. 14 hex.

ODDAH Hey post-fix.

AND:

Symbol Boolean equation

A - D - C

A · B = C

OR: A = D - C A+B = C

x08: 0=) D-C

HOT! A -DO-B

A DB =C

 $\overline{A} = 8$

T.T.

DA Filp-Hop. (positive-edge-triggered)


D(+) | Q(++1)

O | O |


D(K)


D(

Register: a logic element to stone an n-bit binary word.





Type 1) register with OF (output enable) and load (load tegister) situals.






Hyper register with load & dk.







=> allows devices to show bus!




2 to 4 decoder

£	S1 S0	Po DID: B3
	0 6	1000
1	6	0 1 0 6
1	, O	0010
1	Appropriate to the second seco	0001
0	\times \times	0000

- tordow Lexplane

A Mux



CS	SISO	1 >
0	66	Do
6	0	PI
0	10	1 05
D	1 1	D3
1	XX	1 High Impedance


also

AALU


Select Y

50	51	OP
0	6	APP
Ď		SUB
	0	AND
(1	OR

@ ROM permanent storage of data



6×)	Address	data word
	000H	2AH
	60 H	42 H
	002H	00 H
	· •	
	FFF H	FAFI.



A Memory Characterictics.

A Registers - Small, fast, temporary storage and usually on-chip.

RAM - large, slow, volatile, on or off chips.

than register.

ROM - MON-volatile, slow, large mem.

Types: EPROM C Electrically programmable ROM)
entirely
can be V exacted with UV 15ht
fast read.

EEPROM (Elec Erasable PROM)


Cr. Write _ simple addresectfically.

FLASTI

block-wise crase (one or more blocks exactlat atme)


Address decoding: Allows mont/m proc to "talk" with only one device at a time.

A M cont often needs to talk to severall devices through a single port (or bus)



How? => Address decoding.


Method 1: Direct connection



USed addr space. Device enabling addr / oddr Als AIX AIS AL 8 K OXCOOO ~ OX DFFF 8K X8 OXAOOO VOXBFFF 8K 1K×8 101 × ---× 0×6000 - 0×7FFF 0 (1 X --- x 8K 8×1 000 2101 Used.

> We need 8K+1K+1 $\Re 9K$ Used $8K\times3=24K$ $\notin \approx 15K$ addr Space Wasted.

Wethod 2: decoder (advanced) more efficient method)



		4	•	
Size(B)		oddis	addi space	used
8 K	KOHI	000 × · · · ×	0 ×0000 ~ 0x 1FFF	8 K
14	7	001 8 8	0x2000 ~0x3FFF	8K
	7	•		
114	116	(10 X X	,	
1	REG	(11 × ···×	OXEDOO ~ OXFFFF	8K
ev	Maner	<u> </u>	1st page DE =	
	_	LANO enabled. 1 => REG		Yo Yo
meth	od 3	Customited decoding	f circuit or PLA	
		(very precise 6	ut costly)	
SKIP	AO AI AIS AI AIS AI AIS AI AIS AI AIS AI	1110	REGI OF 18.	ocations wed

⊕MPs vs. MCs.

Mps: Single-chip cpus used in accomputors.

Wes: performing "control" functions by interfacing with the "Heal world" to turn devices on 4 off oud to Control Conditions.

3 man differences.

1 HW architectur

Mp is a single chip CP4.

MC contains up, RAM, ROM, I/O interface, timer interrupt scheduling citary, etc...

@ Applications.

Mps for Arithmetic & logic ops. Printornation processing)
MCs for "Control" T/O de vices in real time

3 Iust set features.

(Mps => processing intensine Tust set.


(MCS => Control intensive just set.

Slides & handours can be downloaded from BB.

WIMP51 - Weekend Instructional Micro Processor; an 8051 Subset.

Thand-out WIMPSI architectures

The programmer sees WIMPSI as a collection of registers. => tefor to as the programmer's model.



- 1 8-bit Accumulator (A or Acc)
- @ 3- bit registors Ro to R7
- 3) 8-bit program counter (pc)

@ carry flag (C) - Used to Store the carry out bit

(1) Zero flag (7) - If Acris & then Z=1If not $Z=\emptyset$

= All Acchies Nored +ogether.

&-bit

P /ALIX register.

- 31+

D'IR register. : stores one instruction atatime.

@WIMP 51 Control Unit.

· Simple state machine with thre states.


· Fetch: fetch one Mist from external just mom.

Decode: decode the just to determin what must be done

Execute: execute the just

· FOR WIMPSI, each state takes I clock cycle.

· A comple loop is called an instruction cycle




@ Petails on Tust cycle.

Fetch cycle: the current instruction indicated by PC. is fetched from code memory and stored into the inst reg (IR).

Decode cycle: the inst is olecoded and any required operands are fetched from memory or from the reg file. (called data fetch)


Exec excle: the inst is executed. A result may be Stored in a register on the ACC updated.



where o - Fetch 1 - decode and 2 - execute.

€ Fetch cycle step 1: addr € PC

PSEN = 0, when the active - low signal PSEN goes low (a0), the addr bus (addr) is driven with the contents of the PC.



note that pc is 8-bit & addr bus is 15-bit.


=) If pc = 0000 1111 them addr = 1000 0000

6000 1111

'b' is used to poistout. (15)

=) Since addr is 17-614, 32KB Memory (ambre

⊕ Fetch cycle step 2 DFR $\not\in$ olata α DFR $\not\in$ C(Rodr) Consentrot the addr location.



If we = 1 E this must be done to latch the register

wite (positive edge triggered enable.


rgister).

1) PC & PC+1.

While the next just is being tetched the PC ALU

Control Signal is set to PC_INC so that the PC wil

Theremented at the End of the fetch cycle.



pcalc-op= PC_INC

PC & PC + AUX & PCalc-op = PC-ADP

1 Decode cycle

is Control unit.

The rising clock eyele which causes the CU state machine to Hous; tion from the fetch to decode also latches the new just into the IR.

Then inst decoder logic decode the just. Mot shown in the diagram)

@ Tust set of WEMPSI

ASU code

Op. code & 8bit immediate data D. Meaning.

MOV A, #D

0111 0100 d ...d

AED

CAE ATPTC

oad

add

munedial

insts

(Ind byte

must be fetched)

register

destination > MOU RN , A

JUST.

00 11 0100 d d

3 4 H

74H

Reg index

1111 Innn

F8n FFH

Bn € A

register

Source MSF

1110 / nuu E 8NEFH

A & Rn

0011 1 nun 38~3FH

CAE AFRUTC

0100 lunn 4824FH

A & A and Ru ANL A, Ru 0 | 6 | 1 nnn 58 ~ 5H1 A E A D Ru XRL A, Ru 0110 1 1111 67~6FH AE A(300) & A (7,4) SWAP A 1100 0100 C 4H Swap two nibbles in A. Single register No operand c € 0 1100 0011 CLRC MSts C 3 H $C \in 1$. SETBC 11 01 0011 sulative offset 8-bit a...a PC € PC+re1+6 JJMP 10660000 relative 8 OH oddiess rust 5 (2nd byre ex) The label " Stop" is assisted must wefetcled) MSF at program were location 0123H. The inst SJUMP Stop assembles into location 0100 H. After the Marks executed, the PC contains the value 0/234. 0100H SJMP => 1e/? (1x) offset Dr 1xl addr) Stop 0100H 0123H - 0100H - 2H nextinist 01024 = (21H) (abe). D123H

L J^2 rel 01160000 a a pc = pc+rel+2 if z=1.

Acc=0.


Decode cycle: Immediate Source. (Financoliat mode 5 745+5)

ex) Mov A, #05h.

This met moves data word osh from the mem to Acc.

The just (called opcode) mov is encooled as 0111 01002 or 74h.

- 1) When the CU decades this inst, it will drive PSEN low to cause a second byte to be fetched from memory. 1) PC+1 is used to address the data.
- The Aux mux control line is set to 0. to cause the Aux register to latch the data bus on the next rising clock edge. In this case the seond byte:> 0000 0101. or 05h.



Percoder cycle: pegister source (pegister source 1/15ts)


ex) MOV A, R5

>> move contents of PC to ACC.

IR contains 1110 11012 or EDh

- D The lower three bits are used as teg-sel input to the reg file, to steet R5 in this case.
 - 5) teg-in for Aux Mux is set to 1 to solect teg file sutput.

When Aux-we = 1, the value of Rt will be latched into the Aux rg.



Execute cycle: legista & immediat source insts.


The Aux registar contains some value from either mem or reg file

ex) Mou A, RJ.

bury the execute cycle, the operand which was fetched is now available on the Aux output bus. (FAH)

Abu is to be set up to paso the Aux output to the ACC. (alu-6P = PASS_AUX must be used)

Next position-adge (acc-we=1) the value (FAH)
Will be latched in to ACC.




EX) ADDC A, RS.

Suppose the current value of A:s OIH

RS:> 02 H

C is 1

alu-op = APD_Aux must be used.



- DALU adds up Aux, C, Acc => 0441.
- 1 Next positive edge lattered the value into ACC = OHH.

Execution cycle for jump insts.

label
This inst jumps to mst labed by loop
for Jump
insts.

This inst jumps to it self.

For a jump MSr, the value of the AUX register is added to the value of the pc.

Next Hising clock edge, the pc will be appeared.

Since jump insts are two bytes long, PCER+2 must be done before the value of Aux is added.

Aux PCAM -> PC-We=2

PCalú-op= PC-ADD


FEh. (Since 016+ $\frac{100p}{100p}$ ASM program, PC is initially 00H then $\frac{1}{100p}$ + 1 Max must be 00H. So, if can jump to itself. So, AMX value must be FEh. (Since 016+ $\frac{100p}{100p}$ = 00h and (=1)

SO, loop: SJMP loop is encoded as.

SO FEH.

OPCODE Nel addr.

- & WIMPSI +TMINA
 - 1) Regs get loaded by rising edge at end of cycle
 - @ Each MS+ lasts +have elk excles (F, P, E)
 - @ Each inst cycle consists of a F., P, E clock cycle.
 - @ true 8051 is similar but more options so more complex (12 or more clock cycles per inst).



Rapid prototyping concept for WIMPSI

- · Timing diagrams deverated by a simulator.
 - . Simulator executes a model of WIMPSI.
- . Model is written in VHDL.
- . VHDL can be used to synthesize WIMPEI hardwar
- · Simulateron models let us 1 try out a design before committee to HW.
- , we can simulate HW, 6W, or both

Assombly brogramy

ex) Calculate 2+1

aadr	label. Tust	Machin code.	
0000 h	MOV A, #OIL	n4 01) load '1' to Ro.
24	HOU RO, A	F8	Po.
,2h	MOV 4, #02h	74 02	- load '2" to ACC
5 h	CLR C	(3	- clear C
64	APPC A, RO	38	- ADD ROLACI
74	MOU PI, A	F9	- load 1 31 to R1
6008h	Stop: STMP Stop	80 FED	- Stop.
			"branch to self"
			halt withptl

08h + 02h + relader = 08h since WIMSI does So, relador = FEh. (-2) not have half (of cours, c becomes 1).

program MS+.

Fusts	PC	Ro	R,	Acc	C
MOV A, #OIH	0	×	X	×	×
Mor Ro, A	7	×	×	0 H	×
HOV A, #2H	3	014	X	0 14	\times
CLR C	5	OIH	×	01 H	X
Appe A, Ro	6	01 H	×	074	6
MON KI, A	7	0/4	\times	034	ゟ
Stop. SJMP Stop	8	034	03F1	634	6.

MOV A, #O & decimal immediate value.

MOV RO, A ← RO is used to hold the product

MOV A, #3

Mov RI, A ERIS 100p counter.

loop: 140v A, #5 ACC = 5 CLR C C = \$

App(A) Ro = Ro+5

Mou Ros A

MOV A, R (courter -1

CLR C two's complement # . (-1,0)

Appe A J # OFFh Two s complement #. (110)

MOV RI, A

JZ Stop if rounter=0, 90 to stop

SIMP loop if not, loop.

Stip: SJMP Stop



Consider the following WFHPSI ASH Pragram.

- D write down the machine coole for this program
- (istall registers that are used by this permount contents for each mest lafter execution).

L				
PC	RO	RI	Acc	C
0	×	\times	>	>
2	×	\succ	OAL	×
3	o Ah	×	od h	×
5	oah	×	15 K	\times
6	OAL	\times	05 h	0
Π	OAh	×	ofh	0
8	OAh	OFh	OFA	0
10	OAh	OFH	0.6 A	Ó
11	440	OFh	15A	0



HW #2.

Consider the WIMPS! ASH program which calculates 3×5.

- 1) white down the machine code for the 120m (30P)
- >) How long does it take to execute the psin (20p) in clock enter?
- 3) list all registers that are used by this (?op) program and list their contents after each MSt is executed.

The 8051 - Hardware Summary (ch2).


Handout 1 - 8051 Architecture.

- Piagram shows basic architecture of the 8031 MC.
- The CPU, contral processing linit, is the processing core of the ac.
- In addition to CPU, Most MC's also have internal osc., ROM, RAM, I/O points, Faid points, internal hardware times.

@ 8051 family characteristics

	typical
~ ON 32K internal ROM (code)	4(<
V-4 N1024 bytes internal RAM (data)	178B
Lor 164 external coole space	64K
r data 11	64 (<
U126 8-bit I/O ponts	4
vont 16-bit timer/counters	2_
c serial communications interface	1 UART
-> Universal Asyuchronous Receiver-	Transmiffer.
+ Boolean processor (Operates on single bits)	ALL
i Futernal bit - addressible memory	210 bits
* 4us mult/div instruction	2
V 1~10 2-level ext juterants	2
11240 internal interrupts	2_
VONGO MHZ Clock	1-MHZ
V1.8~5.5V Operation	ちひ
6 ~ 12 clock machine cycle	12 clock


8051 Architecture




€8051 Pius

· Clock XTL L& XTL2

D Method 1. - using Outchip oscillator.




@ Methods - using external clock source (called TTL (Transistor - Transistor Logic) Clock - OV for logical and 50 for logica)



PSEN (39) (program store enable) -Joes 10 w to fetch external code (like WTMPSI)

· ALE(30) Addless (atch enable) tells external device to latch outo address. (will be disscussed later on).

PINOUT



Alternate pin functions for port pins

ВП	NAME	BIT ADDRESS	ALTERNATE FUNCTION
P3.0	RXD	ВОН	Receive data for serial port
P3.1	TXD	B1H	Transmit data for serial port
P3.2	INTO	B2H	External interrupt 0
P3.3	INT1	взн	External interrupt 1
P3.4	TO	B4H	Timer/counter 0 external input
P3.5	T1	В5Н	Timer/counter 1 external input
P3.6	WR	B6H	External data memory write strot
P3.7	RD	B7H	External data memory read strob
P1.0	T2	90H	Timer/counter 2 external input
P1.1	T2EX	91H	Timer/counter 2 capture/reload

· EA 3D (External access)

FA -0: acres (only) external mem (coole)


FA -1: use internal mem, when possible (coole)

RST (Reset)

PST = 1 for 2 clock cycles - Heset

RST = 0 - normal operation


1 Method L. - Manual respt



@ Method 2.

- Rower Councertons.
 - Vcc 40 +5V
 - Uss 20 ground.
- Port 0 (32139) general purpose Flo Ar Multiplexed address /data
- · Port (2128) several purpose F/o or address (upper byte)
- · port L (28): G. P. Ilo or sometimes times 2.
- , pont 3 (0~17) ! G.P. Iloor other functions (see 8001 handout).
- pout pin naming convention.

 Poul Piulof ponto.
 - @ I/O Port Structure.
 - 032 PMS are alloted for 4 eight bit Iroponts. -Po, 1,2,3.
 - (9) At power on all are output ponts by default.
 - 3 To configure any point for input, write all is



White 1 to D -> Q=0 > M1= off

can damage the -> pullup 'pulls' output weakly high (1)

M1 if white 0 to b -> Q->1 -> M1=on

P1. Xisvec -> 50, 10KN resistan-> tran pulls output Strongly low (0)

ex) 8051 Assembly phogram for I/o point.

MOV A, #55H MOVE 55H to A

MOV PO, A Write A to PO

MOV PL, A


MOV PL, #OAAH immediate more is possible.

MOV Po, #OFFH configure po for imput


MOV A, PO Head from PO.

@ Memory Organization

2051 implements a serpenate mon space for code & data.



P3.6: external data mem tead strobe
P3.7: Write "



INTERNAL RAM

	Byte	Bit address	Byte address	Bit address	
	7F		ी हार		ר
	7.		F0	F7 F6 F5 F4 F3 F2 F1 F0	В
					1
		General	E0	E7 E6 E5 E4 E3 E2 E1 E0	ACC
		purpose RAM			
		KAWI	D0	D7 D6 D5 D4 D3 D2 - D0	PSW
			В8	I PCIPPIPAL POLDO	
	30	7F 7E 7D 7C 7B 7A 79 78	В0	- - BC BB BA B9 B8	IP
:	2F 2E	7F 7E 7D 7C 7B 7A 79 78 77 76 75 74 73 72 71 70	В0	B7 B6 B5 B4 B3 B2 B1 B0	P3
	2D	6F 6E 6D 6C 6B 6A 69 68	-	21/20/20/21/25/22/21/20	153
_	2C	67 66 65 64 63 62 61 60	A8	AF ACABAAA9A8	IE .
Bit addressable locations	2B	5F 5E 5D 5C 5B 5A 59 58			1
. 	2A	57 56 55 54 53 52 51 50	A0	A7 A6 A5 A4 A5 A5 A5 A5	P2
	29	4F 4E 4D 4C 4B 4A 49 48			
골	28	47 46 45 44 43 42 41 40	99	not bit addressable	SBUF
25	27	3F 3E 3D 3C 3B 3A 39 38	98	9F 9E 9D 9C 9B 9A 99 98	SCON
불	26	37 36 35 34 33 32 31 30	00		
8	25	2F 2E 2D 2C 2B 2A 29 28	90	97 96 95 94 93 92 91 90	P1
Ä	24	27 26 25 24 23 22 21 20	8D		~~~
	23	1F 1E 1D 1C 1B 1A 19 18 17 16 15 14 13 12 11 10	8C	not bit addressable not bit addressable	TH1 TH0
	22 21	0F 0E 0D 0C 0B 0A 09 08	8B	not bit addressable	TLI
	20	07 06 05 04 03 02 01 00	8A	not bit addressable	TLO
	1F	Bank 3	89	not bit addressable	TMOD
	18	Bank 3	88	8F 8E 8D 8C 8B 8A 89 88	TCON
	17	Bank 2	87	not bit addressable	PCON
	10	Dank 2			•
OF		Bank 1	83	not bit addressable	DPH
	08		82	not bit addressable	DPL
	07	Default register	81	not bit addressable	SP
	00 L	bank for R0-R7	80 [87 86 85 84 83 82 81 80	P:0

RAM

SPECIAL FUNCTION REGISTERS

mem contents of.

ex) direct addressing.

MOV A, 42H

(A ← Hem(42H) # Nove Contents of mem (42H) Mto A.

ex) indik of addressing MOV RO, #42H Mov A, @ Ro

PO E #42H move contents of location pointed by Ro into A A & Mem (mem (Ro))

- @ Bit addressible RAMSpace. 2012F Endiridual bit has bit address OOF 7FH.
- ex) Setb 67H > mem bit at 67H becomes 1.
- ex) "bit address fift" is the MSB at "byte adollers 2CH" so, to set bit 674.

MOU A, 200 0000 B MOV LCH, A.

ex) what met would be used to set bits in byte address 25H?

> Set B 28H Note that the LSB is bit Ø.

Register banks.

8051 has 8 regs: RONR7

By default ooten 674 are used.

To allow (context switching), 8051 has 3 more banks

context switching), 8051 has 3 more banks

context switching between 50 brownes.

1F 18	RIT Ro	Bank 3	
(n	Ro Ro	Banks	
10 F 68	Rn Po	Barkl	
00 01	RO RO	Bayko	= Olefarlt back

default bank's bank of bank of

er) what is the adds of regt in teg boux 3? => 1 Ch.

indirect : general perpose Reg.

@ Special function registers (80h FFh).

See internal RAM handows.

: not just a men location - a teg serving a Specific function

They down take up the entire niemory space.

SERS ending w/ 8 or 0 are bit adolessible

@(DPH+ DPL) = DPTR : data pointer (16 bit)
8341 8241

: used to access external code on data mem.

CX) Write 554 into ext. RAM location 1000H

MOV A, #S5H (oad data #\$# to A.

MOV, DPTR, #1000 H load 1000H to DPTR

MOVX @ PPTR, A Move contents of A to

Man (PPTR).

Move inst for external data mem

PSW - Program Status word. (DOH)

DM

CY AC FO RSL RSD OV - P

- CY: cary flog: Set when carry out from bit ? of A CC

> Brown (aled decimil

- AC - Auxiliary Carry Set Por BCD values

Set if D a carry was generated but of bit 3 to bit 6

Or D if lower nipble is AHA Ffl.

Invalid BCD value.

ex> Mov R5, #2

Mov A, #9

ADD A, A5

⇒ Ac? Acc?

A: 0000 1001 A: 6000 1010

ACC = DAH & AC = 1, since AH is not a Valid BCD value

DA A (decimal, adjust acc) brings results grater than 9 back into range.

ex) A: 0000 1010

DA A makes A ...

0001 0000 = 10H Whichis 10,0 in RCD format.

The following MS+s enable 189 banks and then more the content of 187 (Byto add 1FH) to ACC.

SETB RSO MOV A, RT

ex) to select Rey bay(2....

SETB RS1

CLR RS0.

- OV - overflow: Set offer an addition or Subtraction operation it there was an overflow (out of rage of +1217 n -128).

=) note that MSB is O => pasitive.

1 = negative.

$$ex)$$
 OF = 1510
 $+7F$ = 12710
 $8E$ = -11610
 mx complement #

a ov bit is set

$$FFH = -1_{10}$$

$$+ oFH = 15_{10}$$

$$D OEH = 14_{10}. = valid. Lesuld.$$

$$OV = 0, ACC = OEH, C = 1$$

- P ~ parity bit ! Set to:

 1 ~ odd # of '1"s " Acc 7 =

 0 ~ even# "
 - => So, the Hot as in the Acc+P is always even!
 - ex) A has 10101101B than p is set to 1.
 - => most commonly used to in conjunction with serial point

houtins for ever checking.

ex) | Sw = 0000 0000B.
What is psw after executing

MOV A, #904 APP A, #B6H




FIGURE 2-8
Accessing external code memory




FIGURE 2-11 Interface to 1K RAM

- Dee handout Fig 2-8 (text book)
- @ Accessing ext code mem.
 - @ Pout 2 is used as AH (address high 8 bits) of porto is used as AL (" low ")
 and data.

If powro is used as AL, ALE (add , latch enable) must be high.

If ALE J, level- + tiggered latch 744C 373 latches lower 8-bit addr and forward it to AO2 AT

0) ALE, PSEN both high to find the add location

Contents

1) Write address

PC (16-bit) PCH PCL 864 864.

2) latch AL externally when ALEV (M4HC3M3 is level Higgered).

- 3) Po ready for imput it reading
- 4) PSEN -> low, then data read at 2051.
- He peat for 2nd byte. (mest inst s are 2 bytes gott always fetch abytes at a time)

DACTESSING EXT RAM (data Meru)


- 0) RD, WR high
- 1) Po = DPL = AL 3 $PPTR \rightarrow data points$ Pz = PPH = AH 3 $PPTR \rightarrow data points$
- 1) latch AL externally when ALE I
- 3) po ready for input it readip if writing: Po = data written
- 4) RD = low if reachy WR = low if wiry
- Read timp for ext code Meun.

 For 8051...
 - 1 machine cycle = 6 states

 1 state = 2 clock cycles

 > 1 machine cycles = 12 clock cycles
 = 12MHz is 148.

liust (instruction cycle) takes 124 machine cycles 2 12-48 clock cycles.



Note: PCH = Program counter high byte PCL = Program counter low byte

FIGURE 2–9
Read timing for external code memory




FIGURE 2–10
Timing for MOVX instruction