


CpE111

Introduction to Computer Engineering

Dr. Minsu Choi
CH 7: Logic Components



UNIVERSITY OF MISSOURI-ROLLA
The Name. The Degree. The Difference.

Digital Logic Component Concept

- It is very difficult to keep track of each gate in designing a large digital system such as a computer.
- The hierarchical design approach where a large ("macro") function is defined using a large block is called a digital component (= element, unit or module).
- Ex)

Control S_1, S_2

1 1

function

f_0

f_1

f_2

f_3

Inputs

$f = f_0(a, b, c, d)$ if $S_1, S_0 = 00$


"	1	"	01
"	2	"	10
"	3	"	11

Output

Control bits select internal functions.

⊛ XNOR is the equivalence function.

Block-diagram



4-Bit Equality Detector


- Suppose that we have two 4-bit words

$$a = a_3 a_2 a_1 a_0 \quad b = b_3 b_2 b_1 b_0$$

- That we wish to compare.

if $(a=b)$ then $f=1$ else $f=0$


$$\text{So, } f = (a_3 \oplus b_3) \cdot (a_2 \oplus b_2) \cdot (a_1 \oplus b_1) \cdot (a_0 \oplus b_0)$$



internal circuitry.


BCD Validity Detector

- Bit patterns from 0000 to 1001 are used.
- How can we design a detector?
- If (ABCD is valid) then $F=0$ else $F=1$.
- Let's build a K-map!




$$F = AB + AC = A(B + C)$$

⊛ D is "don't care"



BCD Validation Unit.

Select S_1, S_0



F.T.


S_1, S_0	D_3	D_2	D_1	D_0
00	0	0	0	1
01	0	0	1	0
10	0	1	0	0
11	1	0	0	0

Line Decoders


- Line decoder is a circuit that allows us to "activate" an output line by specifying a control word.
- Ex) Active-high 2/4 decoder

2-bit binary word selects the output port to be activated \Rightarrow called Active-high decoder.

$$\begin{aligned} D_0 &= \overline{S_1} \cdot \overline{S_0} \\ D_1 &= \overline{S_1} \cdot S_0 \\ D_2 &= S_1 \cdot \overline{S_0} \\ D_3 &= S_1 \cdot S_0 \end{aligned}$$



\Leftarrow internal circuitry for the 2/4 decoder.



S_1, S_0	D_3	D_2	D_1	D_0
00	1	1	0	0
01	1	1	0	1
10	1	0	1	1
11	0	1	1	1

Active-Low 2/4 Decoder

$$D_0 = \overline{\overline{S_1} \cdot \overline{S_0}}$$

$$D_1 = \overline{\overline{S_1} \cdot S_0}$$

$$D_2 = \overline{S_1 \cdot \overline{S_0}}$$

$$D_3 = \overline{S_1 \cdot S_0}$$

\Rightarrow replace AND gates of active-high decoder to NAND gates.

or, by DeMorgan's rule...

$$D_0 = S_1 + S_0$$

$$D_1 = S_1 + \overline{S_0}$$

$$D_2 = \overline{S_1} + S_0$$

$$D_3 = \overline{S_1} + \overline{S_0}$$


\Rightarrow NOT & OR gates can be used.

\Rightarrow Either way, the external behavior remains the same regardless of the internal circuit details.

Multiplexer (MUX)

- A MUX is a logic component that has several inputs but only a single output. It provides the capability to direct one of the inputs to the outputs.

- Ex) 4:1 MUX




S_1	S_0	F
0	0	P_0
0	1	P_1
1	0	P_2
1	1	P_3


Sop form

$$F = \bar{S}_1 \bar{S}_0 \cdot P_0 + \bar{S}_1 S_0 \cdot P_1 + S_1 \bar{S}_0 \cdot P_2 + S_1 S_0 \cdot P_3$$

4:1 MUX: Internal Circuitry and IEEE Symbol




IEEE symbol



G-dependance notation
(select bits S_1 & S_0
select output 4
signal $P_0 \sim P_3$)

8:1 MUX



- Internal circuitry will be very complex.
- 2 4:1 MUXs & 1 2:1 MUX can be combined to implement 8:1 MUX.
- -> Hierarchical design approach.

Continued,

- The select word $s_2s_1s_0$ can be split into two groups: s_1s_0 to control the 4:1 MUXs and s_2 to select a desired output from them.
- Two internal signal x_1 and x_2 can be defined as:


$$X_1 = \bar{s}_1\bar{s}_0p_0 + \bar{s}_1s_0p_1 + s_1\bar{s}_0p_2 + s_1s_0p_3$$

$$X_2 = \quad \quad p_4 \quad \quad p_5 \quad \quad p_6 \quad \quad p_7$$

- Then,

$$f = \bar{s}_2 \cdot X_1 + s_2 \cdot X_2$$

Completed 8:1 MUX Design



MUXs as Logic Elements

- A MUX can be programmed to function as a logic element.
- Ex) 4:1 MUX OR implementation.

The output equation of 4:1 MUX is...

$$f(x, y) = \bar{x}\bar{y}P_0 + \bar{x}yP_1 + x\bar{y}P_2 + xyP_3$$

T.T of OR is

xy	f
00	0
01	1
10	1
11	1

replace


$$\begin{aligned} P_0 &= 0 \\ P_1 &= 1 \\ P_2 &= 1 \\ P_3 &= 1 \end{aligned}$$

$$f = \bar{x}\bar{y} + \bar{x}y + x\bar{y} + xy$$

↙ K-map reduction

$$f = x + y$$

xy	0	1
0	0	1
1	1	1




Input vars \Rightarrow control bits of MUX
output equation of T.T \Rightarrow Input bits of MUX

Continued,


■ Ex) XOR

x	y	f
0	0	0
0	1	1
1	0	1
1	1	0



■ Ex) XNOR

x	y	f
0	0	1
0	1	0
1	0	0
1	1	1



VHDL Description of 4:1 MUX

entity mux4 is

port(d0, d1, d2, d3: in
bit; s : in bit_vector(1
downto 0); f : out bit);

end mux4;

architecture basic of
mux4 is

begin

f<=d0 when (s="00")

else

f<=d1 when (s="01")


else

f<=d2 when (s="10")

else


f<=d3 when (s="11")

end basic;



Demultiplexer (DEMUX)

- A DEMUX is the opposite of a MUX. It takes a single input and directs it to one of several outputs.
- Ex) ~~1:4~~ DEMUX



VHDL Code

```


entity demux1_4 is
    port(x: in bit;
          p0,p1,p2,p3 : out bit);
end demux1_4;

architecture operation of
    demux1_4 is
        begin
            if s="00" then
                p0<=x;
                p1<='0';
                p2<='0';
                p3<='0';
            else if s="01" then
                ...
            end operation;
        end operation;
    end operation;
end operation;


```


Binary Adders

- Arithmetic functions such as addition and subtraction can be performed using binary numbers. These types of operations are central to building a computer.
- 4 cases can be identified for 1-bit addition:
 - $0 + 0 = 0$
 - $0 + 1 = 1$
 - $1 + 0 = 1$
 - $1 + 1 = 0$ with a carry of 1 (called "carry bit")
- The output column is equivalent to XOR function.




\Rightarrow XOR



Full Adder

- A logic network that provides the operations needed to add the bits in an arbitrary column.
- 3 input bits: a_n , b_n (data bits) and c_n (carry-in bit from the column immediately to the right).
- 2 output bits: s_n (sum bit) and c_{n+1} (carry-out bit).

Block Diagram and Truth Table



(a) Block diagram

a_n	b_n	c_n	s_n	c_{n+1}
0	0	0	0	0
0	1	0	1	0
1	0	0	1	0
1	1	0	0	1
0	0	1	1	0
0	1	1	0	1
1	0	1	0	1
1	1	1	1	1

(b) Function table

Simplified Function Forms of s_n

and c_{n+1}

\Rightarrow K-maps prove not to be effective.

$$s_n = \bar{a}_n \bar{b}_n \bar{c}_n + a_n \bar{b}_n \bar{c}_n + \bar{a}_n b_n c_n + a_n b_n c_n$$

$$= (\bar{a}_n \bar{b}_n + a_n \bar{b}_n) \bar{c}_n + (\bar{a}_n b_n + a_n b_n) c_n$$

$$= (a_n \oplus b_n) \bar{c}_n + (\overline{a_n \oplus b_n}) c_n$$

$$\boxed{= a_n \oplus b_n \oplus c_n} \quad \Leftarrow \text{Odd function.}$$

$$c_{n+1} = a_n b_n \bar{c}_n + \bar{a}_n b_n c_n + a_n \bar{b}_n c_n + a_n b_n c_n$$


$$= a_n b_n (\bar{c}_n + c_n) + c_n (\bar{a}_n b_n + a_n b_n)$$

$$\boxed{= a_n b_n + c_n (a_n \oplus b_n)}$$


Half Adder

- A special case of the full adder when $c_n=0$ (no carry-in bit considered).

$$S_0, S_n = a_n \oplus b_n, C_{n+1} = a_n \cdot b_n$$



\Rightarrow



a_n	b_n	S_n	C_{n+1}
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


Parallel Adders

- Half-adders and full-adders are used to add individual bits together. An extension of this problem is the addition of two n-bit binary words.

- Ex) $A = a_3 a_2 a_1 a_0$ & $B = b_3 b_2 b_1 b_0 \Rightarrow 4\text{-bit adder}$

Let's break down the problem explicitly by writing the addition procedure out as:

- This shows that we can use a single-bit adder for each column and connect the carry-out bit to the adjacent column to the right/left.



Overflow Bit

- Also note that the sum may be larger than 4 bits.
- So, an overflow bit c_o is provided such that $c_o = 0$ means that 4 bits are sufficient to express the sum, while $c_o = 1$ implies that the sum requires more than 4 bits.

■ Ex)

$$\begin{array}{r} 0111 \\ + 0111 \\ \hline 1110 \end{array}$$

no overflow


$$\begin{array}{r} 1101 \\ + 1110 \\ \hline 11101 \end{array}$$

overflow

⇒ now the result requires 5 bits (overflow). This is because the answer (27_{10}) is larger than the max value (15_{10}) that can be represented by 4-bit word!


Parallel Adder Design with Ripple Carry Scheme

- The carry "ripples" from the right to the left.




Timing

- There are two cases we must consider:
 - FA generates s first, then c .
 - FA generates c first, then s .




(a) FA produces sum bit first



(b) FA produces carry-out bit first


8-Bit Adder Design using Cascaded 4-Bit Adders



- Likewise, 16-bit or more can be designed.

IEEE Adder Symbol

ex) 4-bit adder



- P: input word 1
- Q: input word 2
- Sigma: output word
- CI: carry-in bit
- CO: carry-out bit

Subtraction

- It is more complex since we need to "borrow".

- Ex)

$$0 - 0 = 0$$

$$1 - 0 = 1$$

$$1 - 1 = 0$$

$$10 - 1 = 1$$

(using a borrow
of 1 from
the left)

ex) $\overset{\text{"borrow"}}{\curvearrowright} 10$

$$\begin{array}{r} 01 \\ - 01 \\ \hline \end{array}$$

$$01$$



- Very hard to implement with digital network.

More Efficient Way?

- $X - Y = D$ is equivalent to saying that $X + (-Y) = D$ where $Y + (-Y) = 0$.
- So, we can find $(-Y)$. Then, using the adder, add X & $(-Y)$ to perform subtraction.
- Ex) $Y = y_3 y_2 y_1 y_0$ $(-Y) = w_3 w_2 w_1 w_0$

$$\begin{array}{r} Y = y_3 y_2 y_1 y_0 \\ + (-Y) = w_3 w_2 w_1 w_0 \\ \hline 0 \ 0 \ 0 \ 0 \end{array}$$

If we choose $w_n = \bar{y}_n$, then the sum in every column is automatically $(1+0)=1$, so that:

$$\begin{array}{r} y_3 y_2 y_1 y_0 \\ + \bar{y}_3 \bar{y}_2 \bar{y}_1 \bar{y}_0 \\ \hline \end{array}$$

$1 \ 1 \ 1 \ 1 \leftarrow$ should be $\phi \phi \phi \phi$

Idea!: add 1 to make it $\phi \phi \phi \phi$.

$\begin{array}{r} 1111 \\ + 1 \\ \hline 10000 \end{array}$
 all 0s
 \Rightarrow the goal accomplished
 ignore carry.

1's Complement and 2's Complement

- Then, how we can express $(-Y)$ in binary?
- 2's complement number can be used.
 - First, complement each bit: called 1's complement.
 - Then, add 1 to it: called 2's complement.
 - $Y + 2$'s complement $Y = 0$, if we discard overflow bit.
 - So, $(X - Y) = X + 2$'s complement $Y \rightarrow$ we can use the adder to perform subtraction.

- Ex) $X = 0101$ and $Y = 0011$. Then, $(X - Y) = ?$

① 1's complement $(Y) = 1100$

② 2's " $(Y) = 1100 + 1 = 1101$

③ add them up.

$$\begin{array}{r} 0101 \\ + 1101 \\ \hline \end{array}$$


$$\begin{array}{l} X = 5_{10} \\ Y = 3_{10} \end{array}$$

$$X - Y = 2_{10}$$

discard $\leftarrow \boxed{10010} \rightarrow$ result.


Subtraction Logic Circuit

- XOR gate can be used to generate 1's complement number.
- C_{in} must be 1 so that we add 1 to 1's complement to make 2's complement.



SUB	b_n	$f = SUB \oplus b_n$
0	0	0
0	1	1
1	0	1
1	1	0

$\left. \begin{matrix} 0 & 1 \end{matrix} \right\} = b_n$
 $\left. \begin{matrix} 1 & 0 \end{matrix} \right\} = \bar{b}_n$



Positive and Negative Integers in 2's Complement

- n-bit binary word has 2^n bit patterns.
- The total number of bit patterns is divided into two groups.
- If MSB is 0, positive integer.
- If MSB is 1, negative integer.
- So MSB is also called as "sign bit".
- Since all-zero bit pattern is used to represent 0, the range of positive values is one less than the range of negative values.
- For example, 8-bit 2's complement word has 256 bit patterns. So, it is possible to express -128_{10} to $+127_{10}$.

S	a ₆	a ₅	a ₄	a ₃	a ₂	a ₁	a ₀
-128	64	32	16	8	4	2	1

8-Bit 2's Complement Number

- The MSB is used as sign bit of -2^7 weight and the other bits have weight of 2^i .

$$A = \boxed{S} \ a_6 \ a_5 \ a_4 \ a_3 \ a_2 \ a_1 \ a_0$$

Sign bit of -2^7 weight = $S \times (-2^7)$ positive bin #.

■ Ex) $0000 \ 0001 = 1_{10}$
 $1000 \ 0001 = -128_{10} + 1_{10} = -127_{10}$

$1111 \ 1111 = -128_{10} + (64_{10} + 32_{10} + \dots + 1_{10}) = -1_{10}$

Multiplication

- AND function can be used to implement 1-bit multiplication.

$$\begin{array}{l} 0 \times 0 = 0 \\ 0 \times 1 = 0 \\ 1 \times 0 = 0 \\ 1 \times 1 = 1 \end{array} \Rightarrow \text{AND function}$$

bit-multiplicator.



- For multi-bit multiplication, 1-bit multiplier and HA can be used.
- Ex) 2-bit multiplication


$$\begin{array}{r} a_1 \ a_0 \\ b_1 \ b_0 \\ \hline a_1 b_0 \ a_0 b_0 \\ a_1 b_1 \ a_0 b_1 \\ \hline \end{array}$$

Product $\Rightarrow P_3 \ P_2 \ P_1 \ P_0$

ex)



$$\begin{array}{r} 11 \\ \times 10 \\ \hline 00 \\ 11 \\ \hline \boxed{110} \end{array}$$

2-Bit Multiplier Internal Circuitry




Transmission Logic Gate

- TGs are logic-controlled switches that can be used to construct a wide variety of logic networks.
- CMOS TG has very simple structure:



If $S=0$, then open. (B is not determined by A)
 If $S=1$, then closed ($B=A$)

2:1 MUX using TGs




(a) Logic diagram

S	F
0	P_0
1	P_1

(b) Function table


4:1 MUX using TGs



TG XOR and XNOR Gates


(a) XOR

$$F = A \cdot \bar{B} + \bar{A} \cdot B = A \oplus B$$



(b) XNOR

$$F = A \cdot B + \bar{A} \cdot \bar{B} = \overline{A \oplus B}$$



Program Completed

University of Missouri-Rolla

© 2003 Curators of University of Missouri



UNIVERSITY OF MISSOURI-ROLLA
The Name. The Degree. The Difference.