EE Ck 10	Score Opts 50 min  Score  Name:
an	o not write on this sheet. Put all your answers on a separate sheet. You may put more than one swer on a page but use only one side of the page and do not mix up the answers. Put this sheet on of your answers as a cover sheet. Do not staple or fold over the corner.
1.	(5) Name and briefly describe the states, which make up a Gnome instruction cycle.
2.	(10) Assume that the Gnome PC contains a 25 and that location 25 contains a 01000010 (binary code for a LDA 2 instruction) and that the previous instruction has just completed execution. The next instruction cycle will result in loading the Accumulator with the contents of register 2. Describe in as much detail as you can, the sequence of events (register transfers) during the instruction cycle which cause this to happen.
3.	(5) If a computer's clock cycle has a period of 1 microsec (1 us), and each instruction takes four clock cycles, how long does it take to execute five instructions?
4.	(10) Sketch a logic diagram showing how you would connect up a 64k byte ROM to an 8051 in order to implement 64k bytes of external code memory. Be sure to include and describe any additional components you might need.
5.	(10) Name at least six of the 21 SFR's in the 8051.
6.	(5) When will a MOV A,R0 instruction not produce the same result as a MOV A,0 instruction?
7.	We can detect whether a single pole single throw (SPST) switch is open or closed by connecting it between an 8051 port bit and ground. No external memory or I/O is used.  a) (5) Would it be better, worse, or about the same to use P0.1 (port 0 bit 1) or P1.1 for this purpose?  (5) b) Why?  (5) c) What would be wrong with connecting the switch between P1.2 and Vcc? (vcc is the power
	supply)
8.	(10) Sketch a timing diagram of the 8051 clock, PSEN, and ALE signals. Assume no external data accesses.
9.	<ul><li>(5) a) What is the difference between a MOV A,0 and a MOV C,0 instruction?</li><li>(5) b) What is the difference between a MOV R1,0 and a MOV R1,#0 instruction?</li></ul>
10	. (5) a) Why can't the instruction MOV @R0,#0 be used to clear location 100H? (5) b) What is the location of the first instruction fetched by the 8051 after reset?
11	. (5) What 8051 signals are used to select external data RAM?
12	. (5) If the 8051 uses a 12 Mhz clock, how long is the active low pulse that is generated when the 8051 executes the three instructions setb p1.0, clr p1.0, setb p1.0? (these are all single cycle instructions)

2/9/01

1. Grome Instruction cycle

Fetch - obtains an operation or data from memory and the current instruction (where to send of)

Decode - decides what to do with the current instruction (where to send of)

Execute - The command in the IR is exectited

2. Datapain = IR, PC, ACC, ALU

The IR will contain the LDA 2 instruction (01000010). Next, the IR

pits this code on the abos. Next, 1d data is set to a 1 to

allow the addr be set to 0010. This address is sent to the

memory, and the memory, responds by outputher the data stock
there onto the data bus, Next, this clata is sent to the ALU

which does nothing and men it is sent to the accumulation. Now

memory location 2 has been loaded into the ACC.


3. T=10s for clock cycle

each instr 4 clock cycles

time for 5 instr

+ = 5(4)(10s) = 200s

Time = 200s



ч.

5. SFR! Ports 0-3

Data Pointer DPH DPL

Stack Pointer

Accumulator

B Register

Program Status Word


6. If the Active Register bank is not Bank O, then MOV A, RO will not give the same result as MOV A, O.

7.00) If only date is being read, either port would suffice. X

2 b) Although PO does not have a pullup remain, the post is being arran externally. Therefore a hope, truy set similar

5 c) if the output is yes true could burn up the FET destroying the post.

Suitch's open?



- 9. a) MOV A, O moves byte address DOH into the accumulator.

  MOV C, O moves bit address DOH into the carry bit.
  - 6) Mov RI,0 moves the dath of numbry location 0 into register 1. Mov RI, #0 moves the nex number 0 into negister 1.
- 10. A) This location is being inductely occessed and is different from the actual location 100 H. &
  - b) The PC is reset to zero after a system reset, therefore the first instruction fetched is from location of in memory.

The signals used to select external data RAM are:

ALE, RD, WR,

clock, each instraycle is las USD 12MHZ

enl