

SYNOPSYS LABORATORY ASSIGNMETS

Name: Soham Pramanik

Roll No: 002110701150

Department: ETCE

Year: UG3

Task 1:

Implement signed 22x15 multiplier using 8x8 multiplier and adder logic. Write a Verilog testbench to verify the logical equivalence of 22x15 signed multiplier against reference RTL for 22x15 signed multiplier.

```
module mult2115 (input signed [21:0] A,
                input signed [14:0] B,
                output signed [36:0] out);
        reg [7:0] a0, a1, a2;
        reg [7:0] b0, b1;
        reg [36:0] prod;
        reg [17:0] m;
        reg [36:0] temp1, temp2, temp3, temp4, temp5, temp6;
        always @(*) begin
                prod = 37'd0;
                a0 = \{1'b0, A[6:0]\};
                a1 = \{1'b0, A[13:7]\};
                a2 = A[21:14];
                b0 = \{1'b0, B[6:0]\};
                b1 = B[14:7];
                m = a0 * b0;
                temp1 = \{20'd0, m\};
                prod = prod + temp1;
                m = a1 * b0;
                temp2 = \{13'd0, m, 7'd0\};
                prod = prod + temp2;
                m = a2 * b0;
                temp3 = \{6'd0, m, 14'd0\};
                prod = prod + temp3;
                m = a0 * b1;
                temp4 = \{13'd0, m, 7'd0\};
                prod = prod + temp4;
                m = a1 * b1;
                temp5 = \{6'd0, m, 14'd0\};
                prod = prod + temp5;
                m = a2 * b1;
                temp6 = {3'd0, m, 21'd0};
                prod = prod + temp6;
        end
        assign out = prod;
```

```
module mult2115 (input signed [21:0] A,
                                                             input signed [14:0] B,
                                                             output signed [36:0] out);
                             reg [7:0] a2, a1, a0;
                             reg [7:0] b1, b0;
                             reg [36:0] m1, m2, m3;
                             always @ (*) begin
                                                          a2 = A[21:14];
                                                          a1 = \{1'b0, A[13:7]\};
                                                          a0 = \{1'b0, A[6:0]\};
                                                          b1 = B[14:7];
                                                          b0 = \{1'b0, B[6:0]\};
                                                          m1 = {3'b0, a2*b1, 21'b0} + {6'b0, a1*b1, 14'b0} + {13'b0,}
a0*b1, 7'b0};
                                                          m2 = \{6'b0, a2*b0, 14'b0\} + \{13'b0, a1*b0, 7'b0\} + \{20'b0, a1*b0, 7'b0\} + \{20'b0, a1*b0, a1
a0*b0};
                                                        m3 = m1 + m2;
                             end
                             assign out = m3;
endmodule
TEST BENCH
 `timescale 1ns / 100ps
module mult2115 tb;
                             reg signed [21:0] A;
                             reg signed [14:0] B;
                             wire signed [36:0] out;
                             mult2115 uut (
                                                          .A(A),
                                                          .B(B),
                                                          .out(out)
                             );
                             initial begin
                                                           $dumpfile("mult2115.vcd");
                                                          $dumpvars(0, mult2115_tb);
                                                          A = b1010101010101010101010;
                                                          B = 'b10101010;
```

```
// A = -9;
// B = 8;

#3;

// Display results
$display("A = %b, B = %b", A, B);
$display("Out = %b", out);
$display("Expected = %b", A * B);

$finish;
```

endmodule

end

Problems:

- 1. The above simulation is performed using the first code snippet. Until 22 bits, the output bitstream matches the expected bitstream, but beyond that it differs.
- 2. Using the second snippet results in incorrect output although functionally both snippets work on the same logic.

Task 2:

Implement complex multiplication using 3 multipliers and 4 multipliers and compare logical equivalence using testbench simulation.

```
module complex3mul(input [3:0] A,
                       input [3:0] B,
                       input [3:0] C,
                       input [3:0] D,
                       output [7:0] Z Re,
                       output [7:0] Z Im);
         reg [7:0] temp1, temp2;
         reg [9:0] temp3;
         reg [4:0] a1, a2;
         reg [7:0] re, im;
         always @(*) begin
       temp1 = \mathbf{A} * \mathbf{C};
       temp2 = \mathbf{B} * \mathbf{D};
       a1 = A + B;
       a2 = C + D;
       temp3 = a1 * a2;
       re = temp1 - temp2;
       im = temp3 - temp1 - temp2;
         end
         assign Z Re = re;
         assign Z Im = im;
endmodule
module complex4mul (input [3:0] A,
                        input [3:0] B,
                        input [3:0] C,
                        input [3:0] D,
                        output [7:0] Z Re,
                        output [7:0] Z Im);
  reg [7:0] temp1, temp2, temp3, temp4, re, im;
  always @ (*) begin
    temp1 = \mathbf{A} * \mathbf{C};
    temp2 = \mathbf{B} * \mathbf{D};
    temp3 = \mathbf{A} * \mathbf{D};
    temp4 = \mathbf{B} * \mathbf{C};
    re = temp1 - temp2;
    im = temp3 + temp4;
```

```
assign Z Re = re;
 assign Z_Im = im;
endmodule
TEST BENCH
`timescale 1ns/100ps
module complexMulTB;
       reg [3:0]Re1, Im1;
       reg [3:0]Re2, Im2;
       wire [7:0] Mul3r, Mul3i;
       wire [7:0] Mul4r, Mul4i;
       complex3mul uut1(Re1, Im1, Re2, Im2, Mul3r, Mul3i);
       complex4mul uut2(Re1, Im1, Re2, Im2, Mul4r, Mul4i);
       initial begin
       $dumpfile("complexMul.vcd");
       $dumpvars(0, complexMulTB);
       Re1 = 4'b1101;
       Im1 = 4'b1010;
       Re2 = 4'b0011;
       Im2 = 4'b0110;
       #20
       $display("");
               $display("Complex Number 1 = %d + j%d", Re1, Im1);
       $display("Complex Number 2 = %d + j%d", Re2, Im2);
       #20 $display("Product_3 = %d + j%d", Mul3r, Mul3i);
       #20 $display("Product 4 = %d + j%d", Mul4r, Mul4i);
       $display("");
       end
endmodule
Complex Number 1 = 13 + j10
Complex Number 2 = 3 + j 6
Product_3 = 235 + j108
Product_4 = 235 + j108
                     Simulation Report
            V C S
```

Time: 60000 ps

0.540 seconds;

Data structure size:

0.0Mb

CPU Time:

Task 4:

Write RTL for the following logic and compare post synthesis timing.

- a) (flops)-> (operation a)-> (operation b)-> (flops)-> (flops)
- b) (flops) -> (operation a)->(flops)->(operation b)->(flops)

Assume that flops have no initial value applied by the user.

operation_a is 8 bits + 8 bits addition; operation _b is reduction ^ previous stages (output of the adder).

```
module function a (input [7:0] data in,
                input clk,
                input rst,
                output data out);
       reg [7:0] flop1;
    reg flop2, flop3;
    wire [7:0] add;
    wire reduc;
    assign add = flop1 + 8'h55;
    assign x_pd = add[0] ^ add[1] ^ add[2] ^ add[3] ^ add[4] ^ add[5] ^ \\
add[6] ^ add[7];
    always @(posedge clk) begin
      if (rst) begin
        flop1 <= 8'd0;
        flop2 <= 1'b0;
        flop3 <= 1'b0;
      end
      else begin
       flop1 <= data in;</pre>
        flop2 <= reduc;</pre>
        flop3 <= flop2;
      end
    end
    assign data_out = flop3;
endmodule
module function b(input [7:0] data in,
                input clk,
                input rst,
                output data out);
        reg [7:0] flop1, flop2;
        reg flop3;
        wire [7:0] add;
        wire reduc;
```

```
assign add = flop1 + 8'h55;
    assign \ \ reduc = flop2[\mathbf{0}] \ ^ flop2[\mathbf{1}] \ ^ flop2[\mathbf{2}] \ ^ flop2[\mathbf{3}] \ ^ flop2[\mathbf{4}] \ ^ 
flop2[5] ^ flop2[6] ^ flop2[7];
    always @(posedge clk) begin
      if (rst) begin
        flop1 <= 8'd0;
        flop2 <= 8'd0;
        flop3 <= 1'b0;
      end
      else begin
        flop1 <= data_in;</pre>
        flop2 <= add;</pre>
        flop3 <= reduc;</pre>
      end
    end
    assign data out = flop3;
endmodule
TEST BENCH
`timescale 1ns/100ps
module function_tb;
        reg clk,rst;
        reg [7:0] data_in;
        wire data out1;
        wire data out2;
        //function_a uut1(data_in, clk, rst, data_out1);
        function_b uut2(data_in, clk, rst, data_out2);
        always #5 clk = ~clk;
    initial begin
        $dumpfile("waveform.vcd");
        $dumpvars(0, function tb);
        clk = 1'b0;
        rst = 1'b1;
        #5 rst = 1'b0;
         data in = 8'b11001010;
        #10 rst = 1'b1;
                 data in = 8'b01010110;
```

```
#5 rst = 1'b0;
$finish;
end
endmodule
```

Note: For some reason the timing analysis reports were identical for both function_a and function_b last time I checked. Need to re-check when I get back to lab.