## Міністерство освіти і науки України Національний університет «Львівська політехніка»

Кафедра ЕОМ



до лабораторної роботи N = 3

з дисципліни «Моделювання комп'ютерних систем» на тему:

«Поведінковий опис цифрового автомата Перевірка роботи автомата за допомогою стенда Elbert V2 – Spartan 3A FPGA»

## Варіант №15

Виконав: ст. гр. КІ-201 Коростенська С.В

> Прийняв: ст. викладач каф. ЕОМ Козак Н. Б.

**Мета роботи**: На базі стенда реалізувати цифровий автомат для обчислення значення виразів.

## SEG\_DECODER SEG\_D

Puc. 1 – Top Level

```
Файл ACC.vhd

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity ACC is

Port (WR: in STD_LOGIC;
 RESET: in STD_LOGIC;
 CLK: in STD_LOGIC;
 INPUT: in STD_LOGIC_VECTOR (7 downto 0);
 OUTPUT: out STD_LOGIC_VECTOR (7 downto 0));
end ACC;

architecture ACC_arch of ACC is
 signal DATA: STD_LOGIC_VECTOR (7 downto 0);
begin
 process (CLK)
```

```
begin

if rising_edge(CLK) then

if RESET = '1' then

DATA <= (others => '0');

elsif WR = '1' then

DATA <= INPUT;

end if;

end if;

end process;

OUTPUT <= DATA;

end ACC_arch;
```

```
Файл ALU.vhd
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity ALU is
  Port (A: in STD LOGIC VECTOR(7 downto 0);
     B: in STD LOGIC VECTOR(7 downto 0);
     OP: in STD LOGIC VECTOR(1 downto 0);
     OUTPUT : out STD LOGIC VECTOR(7 downto 0);
                OVERFLOW: out STD LOGIC);
end ALU;
architecture ALU Behavioral of ALU is
     component FullAdder8 is
 Port (A: in STD LOGIC VECTOR (7 downto 0);
     B: in STD LOGIC VECTOR (7 downto 0);
     Ci: in STD LOGIC;
     S: out STD LOGIC VECTOR (7 downto 0);
     Co: out STD LOGIC);
     end component;
     signal AdderOut: STD_LOGIC_VECTOR(7 downto 0) := (others =>
'0');
     signal Carry: STD LOGIC;
     signal SEL: STD LOGIC := '0';
     signal MuxB: STD LOGIC VECTOR(7 downto 0) := (others => '0');
```

```
begin
      MuxB \le B when (SEL = '0') else not B;
      Adder: FullAdder8 port map(
                        A => A
                        B \Rightarrow MuxB,
                        Ci \Rightarrow SEL,
                        S \Rightarrow AdderOut
                        Co => Carry
                  );
      ALU EX: process (A, B, OP, Carry, AdderOut)
      begin
            case (OP) is
                  when "00" => OUTPUT <= A nor B; OVERFLOW <= '0';
                  when "01" \Rightarrow SEL \Leftarrow "0"; OUTPUT \Leftarrow AdderOut;
OVERFLOW <= Carry;
                  when "10" => SEL <= '1'; OUTPUT <= AdderOut;
OVERFLOW <= not Carry;
                  when others => OUTPUT <= B; OVERFLOW <= '1';
            end case;
      end process;
end ALU Behavioral;
```

```
Файл CPU.vhd
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity CPU is
    port(ENTER OP1: IN STD LOGIC;
              ENTER OP2: IN STD LOGIC;
              CALCULATE: IN STD LOGIC;
              RESET: IN STD LOGIC;
              CLOCK: IN STD LOGIC;
              RAM WR: OUT STD LOGIC;
              RAM ADDR: OUT STD LOGIC VECTOR(1
DOWNTO 0);
              CONST: OUT STD LOGIC VECTOR(7 DOWNTO 0);
              ACC WR: OUT STD LOGIC;
              ACC RST: OUT STD LOGIC;
              IN SEL: OUT STD LOGIC VECTOR(1 downto 0);
              OP: OUT STD LOGIC VECTOR(1 DOWNTO 0));
end CPU;
```

```
architecture CPU_arch of CPU is
type STATE TYPE is (RST, IDLE, LOAD OP1, LOAD OP2,
RUN CALCO, RUN CALC1, RUN CALC2, RUN CALC3, RUN CALC4,
FINISH);
signal CUR STATE : STATE TYPE;
signal NEXT STATE: STATE TYPE;
begin
     SYNC PROC: process (CLOCK)
 begin
   if (rising edge(CLOCK)) then
    if (RESET = '1') then
      CUR STATE <= RST;
    else
      CUR STATE <= NEXT STATE;
    end if;
   end if;
 end process;
     NEXT STATE DECODE: process (CLOCK)
 begin
   NEXT STATE <= CUR STATE;
          case(CUR STATE) is
               when RST =>
                    NEXT STATE <= IDLE;
               when IDLE
                    if (ENTER OP1 = '1') then
                         NEXT STATE <= LOAD OP1;
                    elsif (ENTER OP2 = '1') then
                         NEXT STATE <= LOAD OP2;
                    elsif (CALCULATE = '1') then
                         NEXT STATE <= RUN CALCO;
                    else
                         NEXT STATE <= IDLE;
                    end if;
               when LOAD OP1
                    NEXT STATE <= IDLE;
               when LOAD OP2
                    NEXT STATE <= IDLE;
```

```
when RUN CALC0 =>
                  NEXT STATE <= RUN CALC1;
             when RUN CALC1 =>
                  NEXT STATE <= RUN CALC2;
             when RUN CALC2 =>
                  NEXT STATE <= RUN CALC3;
             when RUN CALC3 =>
                  NEXT STATE <= RUN CALC4;
             when RUN CALC4 =>
                  NEXT STATE <= FINISH;
             when FINISH
                            =>
                  NEXT STATE <= FINISH;
             when others
                  NEXT STATE <= IDLE;
        end case;
end process;
   OUTPUT DECODE: process (CUR STATE)
   begin
        case (CUR STATE) is
             when RST =>
                  RAM WR <= '0';
                  RAM ADDR <= "00";
                  CONST <= "00000000";
                  ACC WR \leq 0':
                  ACC RST \leq '1';
                  IN SEL <= "00";
                  OP \le "00";
             when LOAD OP1 =>
                  RAM WR <= '1';
                  RAM ADDR <= "00";
                  CONST <= "00000000";
                  ACC WR <= '0';
                  ACC RST \leq '1';
                  IN SEL <= "00":
                  OP \le "01";
             when LOAD OP2 =>
                  RAM WR <= '1';
                  RAM ADDR <= "01";
                  CONST <= "00000000";
                  ACC WR \leq 0';
                  ACC RST \le '1';
                  IN SEL <= "00";
```

```
OP <= "01":
when RUN CALC0 =>
     RAM WR <= '0';
     RAM ADDR <= "00";
     CONST <= "00000000";
     ACC WR <= '1';
     ACC RST \le '0';
     IN SEL <= "01";
     OP \le "01";
when RUN CALC1 =>
     RAM WR <= '0';
     RAM ADDR <= "01";
     CONST <= "00000000";
     ACC WR <= '1';
     ACC RST \le '0';
     IN SEL <= "01";
     OP \le "00";
when RUN CALC2 =>
     RAM WR <= '0';
     RAM ADDR <= "01";
     CONST <= "00000000";
     ACC WR \leq '1';
     ACC RST \le '0';
     IN SEL <= "01";
     OP \le "01";
when RUN CALC3 =>
     RAM WR <= '0';
     RAM ADDR <= "00";
     CONST <= "00001010";
     ACC WR \leq '1';
     ACC RST \leq '0';
     IN SEL <= "10";
     OP \le "01";
when RUN CALC4 =>
     RAM WR <= '0';
     RAM ADDR <= "00";
     CONST \le "00000011";
     ACC WR <= '1';
     ACC RST \leq 0';
     IN SEL <= "10";
     OP \le "10":
when IDLE =>
     RAM WR <= '0';
```

```
RAM ADDR <= "00";
                     CONST <= "00000000";
                     ACC WR \leq 0';
                     ACC RST \le '0';
                     IN SEL <= "00";
                     OP <= "01":
                when others =>
                     RAM WR <= '0';
                     RAM ADDR <= "00";
                     CONST <= "00000000";
                     ACC WR <= '0';
                     ACC RST <= '0';
                     IN SEL <= "00";
                     OP \le "00":
          end case;
 end process;
end CPU arch;
```

```
Файл FullAdder.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity FullAdder is
    Port (A: in STD_LOGIC;
        B: in STD_LOGIC;
        Ci: in STD_LOGIC;
        S: out STD_LOGIC;
        Co: out STD_LOGIC;
        Co: out STD_LOGIC);

end FullAdder;

architecture Behavioral of FullAdder is begin
    S <= (A xor B) xor Ci;
    Co <= (A and B) or ((A xor B) and Ci);
end Behavioral;
```

```
Файл FullAdder8.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity FullAdder8 is
Port ( A: in STD_LOGIC_VECTOR (7 downto 0);
B: in STD_LOGIC_VECTOR (7 downto 0);
```

```
Ci: in STD LOGIC;
      S: out STD LOGIC VECTOR (7 downto 0);
      Co: out STD LOGIC);
end FullAdder8;
architecture Behavioral of FullAdder8 is
      component FullAdder is
            Port (A: in STD LOGIC;
                  B: in STD LOGIC;
                  Ci: in STD LOGIC;
                  S: out STD LOGIC;
                  Co: out STD LOGIC);
            end component;
            signal carry: STD LOGIC VECTOR(8 downto 0) := (others =>
'0');
begin
      carry(0) \le Ci;
      FullAdderGenerate: for i in 0 to 7 generate
      adder: FullAdder port map(
                  A \Rightarrow A(i)
                  B \Rightarrow B(i),
                  Ci => carry(i),
                  S \Rightarrow S(i),
                  Co \Rightarrow carry(i + 1)
      end generate FullAdderGenerate;
      Co \leq carry(8);
end Behavioral;
```

```
Файл MUX.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity MUX is
    PORT(
        SEL: in STD_LOGIC_VECTOR(1 downto 0);
        CONST: in STD_LOGIC_VECTOR(7 downto 0);
        --CONST1: in STD_LOGIC_VECTOR()
        DATA_IN0: in STD_LOGIC_VECTOR(7 downto 0);
        DATA_IN1: in STD_LOGIC_VECTOR(7 downto 0);
        OUTPUT: out STD_LOGIC_VECTOR(7 downto 0)
        );
```

```
end MUX;

architecture Behavioral of MUX is begin

process (SEL, DATA_IN0, DATA_IN1, CONST) begin

if (SEL = "00") then

OUTPUT <= DATA_IN0;
elsif (SEL = "01") then

OUTPUT <= DATA_IN1;
else

OUTPUT <= CONST;
end if;
end process;
end Behavioral;
```

```
Файл RAM.vhd
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity RAM is
     port(
               WR: IN STD LOGIC;
               ADDR: IN STD LOGIC VECTOR(1 DOWNTO 0);
               DATA: IN STD LOGIC VECTOR(7 DOWNTO 0);
               OUTPUT: OUT STD LOGIC VECTOR(7 DOWNTO 0)
               );
end RAM;
architecture RAM arch of RAM is
     type ram type is array (3 downto 0) of STD LOGIC VECTOR(7
downto 0);
     signal UNIT : ram type;
begin
     process(ADDR, UNIT, WR, DATA)
     begin
          if (WR = '1') then
               UNIT(conv integer(ADDR)) <= DATA;
```

```
end if;
OUTPUT <= UNIT(conv_integer(ADDR));
end process;
end RAM_arch;</pre>
```

```
Файл SEG DECODER.vhd
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity SEG DECODER is
    port( CLOCK : IN STD LOGIC;
              RESET: IN STD LOGIC;
              ACC DATA OUT BUS: IN STD LOGIC VECTOR(7
DOWNTO 0);
               COMM ONES
                                       : OUT STD LOGIC;
                                  : OUT STD LOGIC;
               COMM DECS
              COMM HUNDREDS : OUT STD LOGIC;
                         : OUT STD LOGIC;
               SEG A
                         : OUT STD LOGIC;
               SEG B
              SEG_C : OUT STD_LOGIC;
SEG_D : OUT STD_LOGIC;
               SEG E
                         : OUT STD LOGIC;
              SEG_F
SEG_G
                         : OUT STD LOGIC;
                        : OUT STD LOGIC;
               SEG G
                         : OUT STD LOGIC);
              DP
end SEG DECODER;
architecture Behavioral of SEG DECODER is
     signal ONES BUS: STD LOGIC VECTOR(3 downto 0) := "0000";
    signal DECS BUS: STD LOGIC VECTOR(3 downto 0) := "0001";
    signal HONDREDS BUS: STD LOGIC VECTOR(3 downto 0) :=
"0000";
begin
    BIN TO BCD: process (ACC DATA OUT BUS)
   variable hex src : STD LOGIC VECTOR(7 downto 0);
```

```
: STD LOGIC VECTOR(11 downto 0);
    variable bcd
  begin
    bcd
              := (others => '0');
                := ACC DATA OUT BUS;
    hex src
    for i in hex src'range loop
      if bcd(3 downto 0) > "0100" then
        bcd(3 downto 0) := bcd(3 downto 0) + "0011";
      end if;
      if bcd(7 downto 4) > "0100" then
        bcd(7 downto 4) := bcd(7 downto 4) + "0011";
      end if:
      if bcd(11 downto 8) > "0100" then
        bcd(11 downto 8) := bcd(11 downto 8) + "0011";
      end if;
      bcd := bcd(10 \text{ downto } 0) \& hex src(hex src'left); -- shift bcd + 1 new
entry
      hex src := hex src(hex src'left - 1 downto hex src'right) & '0'; --
shift src + pad with 0
    end loop;
    HONDREDS BUS <= bcd (11 downto 8);
    DECS BUS
                   <= bcd (7 downto 4);
                   <= bcd (3 downto 0);
    ONES BUS
  end process BIN TO BCD;
      INDICATE: process(CLOCK)
           type DIGIT TYPE is (ONES, DECS, HUNDREDS);
           variable CUR DIGIT : DIGIT TYPE := ONES;
           variable DIGIT VAL : STD LOGIC VECTOR(3 downto 0)
= "0000";
           variable DIGIT CTRL : STD LOGIC VECTOR(6 downto 0)
= "0000000";
           variable COMMONS CTRL : STD LOGIC VECTOR(2
downto 0) := "000";
           begin
                if (rising edge(CLOCK)) then
                      if(RESET = '0') then
                            case CUR DIGIT is
```

```
when ONES =>
                                     DIGIT VAL := ONES BUS;
                                     CUR DIGIT := DECS;
                                     COMMONS CTRL := "001";
                               when DECS =>
                                     DIGIT VAL := DECS BUS;
                                     CUR DIGIT := HUNDREDS;
                                     COMMONS CTRL := "010";
                               when HUNDREDS =>
                                     DIGIT VAL :=
HONDREDS BUS;
                                     CUR DIGIT := ONES;
                                     COMMONS CTRL := "100";
                               when others =>
                                     DIGIT VAL := ONES BUS;
                                     CUR DIGIT := ONES;
                                     COMMONS CTRL := "000";
                         end case;
                         case DIGIT_VAL is
                                                 --abcdefg
                               when "0000" => DIGIT CTRL :=
"1111110";
                               when "0001" => DIGIT_CTRL :=
"0110000";
                               when "0010" => DIGIT CTRL :=
"1101101";
                               when "0011" => DIGIT CTRL :=
"1111001";
                               when "0100" => DIGIT CTRL :=
"0110011";
                               when "0101" => DIGIT CTRL :=
"1011011";
                               when "0110" => DIGIT CTRL :=
"1011111";
                               when "0111" => DIGIT CTRL :=
"1110000";
                               when "1000" => DIGIT CTRL :=
"1111111";
                               when "1001" => DIGIT CTRL :=
"1111011";
                               when others => DIGIT CTRL :=
"0000000";
                         end case;
```

```
else
                         DIGIT VAL := ONES BUS;
                         CUR DIGIT := ONES;
                         COMMONS CTRL := "000";
                    end if;
                    COMM ONES
                                    <= not COMMONS CTRL(0);
                                    <= not COMMONS CTRL(1);
                    COMM DECS
                    COMM HUNDREDS <= not
COMMONS CTRL(2);
                    SEG A <= not DIGIT CTRL(6);
                    SEG_B <= not DIGIT_CTRL(5);</pre>
                    SEG C <= not DIGIT CTRL(4);
                    SEG D <= not DIGIT CTRL(3);
                    SEG E <= not DIGIT CTRL(2);
                    SEG F <= not DIGIT CTRL(1);
                    SEG G <= not DIGIT CTRL(0);
                    DP <= '1';
               end if;
     end process INDICATE;
end Behavioral;
```




Рис. 2 – Часова діаграма АСС




Рис. 3 – Часова діаграма ALU




Рис. 4 – Часова діаграма MUX





Рис. 5 – Часова діаграма RAM



Puc 6. – Часова діграма SEG\_DECODER



Puc 7. – Часова діграма TopLevel

```
Файл TopLevelTest.vhd
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
LIBRARY UNISIM;
USE UNISIM.Vcomponents.ALL;
ENTITY TopLevel_TopLevel_sch_tb IS
END TopLevel_TopLevel_sch_tb;
ARCHITECTURE behavioral OF TopLevel_TopLevel_sch_tb IS

COMPONENT TopLevel
PORT(CLOCK: IN STD_LOGIC;
```

```
RESET
                     STD LOGIC;
                 IN
   ENTER OP1
                     IN
                          STD LOGIC;
   ENTER OP2
                     IN
                          STD LOGIC;
                     IN
                          STD LOGIC;
   CALCULATE
   DATA IN :
                     STD LOGIC VECTOR (7 DOWNTO 0);
                 IN
   COMMON 0 OUT
                          OUT STD LOGIC;
   COMMON 1 OUT
                          OUT STD LOGIC;
   COMMON 2 OUT
                          OUT STD LOGIC;
             TEST: OUT STD LOGIC VECTOR(7 downto 0);
   A OUT
                 OUT STD LOGIC:
   B OUT
                 OUT STD LOGIC;
   C OUT
                 OUT STD LOGIC;
   D OUT
                 OUT STD LOGIC;
   E OUT
                 OUT STD LOGIC;
   F\_OUT
                 OUT STD LOGIC;
   G\_OUT
                 OUT STD LOGIC;
   DP OUT :
                 OUT STD LOGIC;
                     OUT STD LOGIC);
   OVERFLOW
END COMPONENT:
SIGNAL CLOCK
                     STD\ LOGIC := '0';
SIGNAL RESET:
                 STD LOGIC;
SIGNAL ENTER OP1:
                     STD LOGIC;
SIGNAL ENTER OP2:
                     STD LOGIC;
SIGNAL CALCULATE:
                     STD LOGIC:
                     STD LOGIC VECTOR (7 DOWNTO 0);
SIGNAL DATA IN
SIGNAL COMMON 0 OUT:
                          STD LOGIC;
SIGNAL COMMON 1 OUT:
                          STD LOGIC;
SIGNAL COMMON 2 OUT:
                          STD LOGIC;
SIGNAL A OUT:
                 STD LOGIC;
SIGNAL B OUT:
                 STD LOGIC:
SIGNAL C OUT:
                 STD LOGIC;
SIGNAL D OUT
                     STD LOGIC:
SIGNAL E OUT:
                 STD LOGIC;
SIGNAL F OUT:
                 STD LOGIC;
SIGNAL G OUT
                     STD LOGIC;
SIGNAL DP OUT
                     STD LOGIC;
SIGNAL OVERFLOW:
                     STD LOGIC:
   SIGNAL TEST: STD LOGIC VECTOR(7 downto 0);
   SIGNAL TEST1: STD LOGIC VECTOR(7 downto 0);
   SIGNAL TEST2: STD LOGIC VECTOR(7 downto 0);
   constant CLOCK period: time:= 166ns;
```

```
constant CLKP: time := 24ms; --48ms;
BEGIN
 UUT: TopLevel PORT MAP(
          CLOCK => CLOCK.
          RESET => RESET,
          ENTER OP1 => ENTER OP1,
          ENTER OP2 \Rightarrow ENTER OP2,
          CALCULATE \Rightarrow CALCULATE.
          DATA IN => DATA IN,
          COMMON \ 0 \ OUT => COMMON \ 0 \ OUT,
          COMMON \ 1 \ OUT => COMMON \ 1 \ OUT,
          COMMON \ 2 \ OUT => COMMON \ 2 \ OUT
          A OUT => A OUT
          B OUT => B OUT
          C OUT => C OUT,
          D OUT => D OUT
          E OUT => E OUT,
          F OUT => F OUT,
          G OUT => G OUT,
          DP \ OUT => DP \ OUT,
          OVERFLOW => OVERFLOW.
          TEST => TEST
 );
     CLOCK process: process
 begin
          CLOCK <= '0':
          wait for 83ns;
          CLOCK <= '1':
          wait for 83ns;
 end process;
-- *** Test Bench - User Defined Section ***
 tb: PROCESS
 BEGIN
          --ENTER OP1 <= '0':
          --ENTER OP2 <= '0';
          --CALCULATE <= '0':
          --DATA \ IN \le (others => '0');
          --RESET <= '1';
          --wait for CLKP * 4;
```

```
--RESET <= '0':
            --DATA IN <= "00000000"; -- A
            --ENTER OP1 <= '1';
            --wait for CLKP * 4;
            --ENTER OP1 <= '0';
            --wait for CLKP * 4;
            --DATA IN <= "00000001"; -- B
           --ENTER OP2 <= '1';
            --wait for CLKP * 4;
            --ENTER OP2 <= '0':
           --wait for CLKP * 4;
            --CALCULATE <= '1'; -- START CALCULATION
           lp1: for i in 1 to 1 loop
                 lp2: for j in 2 to 2 loop
                        TEST1 <= std logic vector(to unsigned(i, 8)) nor
std logic vector(to unsigned(j, 8));
                        TEST2 <=
std logic vector(to unsigned(to integer(signed(std logic vector(to signed(i,
8)) nor std logic vector(to unsigned(j, 8)))) + j + 7, 8));
                       ENTER OP1 \le '1';
                       ENTER OP2 \leq '1';
                       CALCULATE <= '1';
                       DATA \ IN \le (others => '0');
                       RESET \le '0':
                       wait for CLKP;
                       RESET <= '1';
                       wait for CLKP;
                       DATA \ IN \le std \ logic \ vector(to \ unsigned(i, 8)); --
A
                       ENTER OP1 <= '0':
                       wait for CLKP;
                       ENTER OP1 <= '1':
                       wait for CLKP;
                       DATA \ IN \le std \ logic \ vector(to \ unsigned(j, 8)); --
В
                       ENTER OP2 \leq 0';
                       wait for CLKP;
                       ENTER OP2 \leq '1';
                       wait for CLKP;
                        CALCULATE <= '0'; -- START CALCULATION
                       wait for CLKP* 7;
                        assert\ TEST = TEST2\ severity\ FAILURE;
```

```
wait for CLKP;
end loop;
end loop;

WAIT; -- will wait forever
END PROCESS;
-- *** End Test Bench - User Defined Section ***
```

END;




Рис.8 – 7-сегментний індикатор




Рис.9 – Успішна прошивка

**Висновок:** Виконуючи дану лабораторну роботу я навчилася реалізовувати цифровий автомат для обчислення значення виразів використовуючи засоби VHDL.