

# Project Part 1 Report


Team Members: Camden Fergen

\_\_Emil Kotic\_\_

Project Teams Group #: Group 2

*Refer to the highlighted language in the project 1 instruction for the context of the following questions.*

[Part 1 (d)] Include your final MIPS processor schematic in your lab report.




[Part 2 (a.i)] Create a spreadsheet detailing the list of  $M$  instructions to be supported in your project alongside their binary opcodes and funct fields, if applicable. Create a separate column for each binary bit. Inside this spreadsheet, create a new column for the  $N$  control signals needed by your datapath implementation. The end result should be an  $N \times M$  table where each row corresponds to the output of the control logic module for a given instruction.

Given in Proj1\_control\_signalsFinalNEW.xlsx

## Control Logic

[Part 2 (a.ii)] Implement the control logic module using whatever method and coding style you prefer. Create a testbench to test this module individually and show that your output matches the expected control signals from problem 1(a)



You can see in these two images that all tests did in fact pass, since the console did not report any errors when running through all the tests. The assert lines are the exact same as found in the control signals spreadsheet

## Fetch Logic

[Part 2 (b.i)] What are the control flow possibilities that your instruction fetch logic must support? Describe these possibilities as a function of the different control flow-related instructions you are required to implement.

The control logic that the fetch must implement are as follows: inBranchLogic (calculated in a high level box depending on branch equals and branch not equals), jump logic, and jump register logic.


[Part 2 (b.ii)] Draw a schematic for the instruction fetch logic and any other datapath

```


77  -- Testing addiu - basic
78  s_opcode <= "001001";
79  -- Expecting: 100011000000000010
80  wait for cClk_per*2;
81  assert (s_signalsOut="100011000000000010") report "addiu basic failed" severity error;
82
83
84  -- Testing addiu - radnom dfunc
85  s_opcode <= "001001";
86  s_dfunc <= "010101";
87  -- Expecting: 100011000000000010
88  wait for cClk_per*2;
89  assert (s_signalsOut="100011000000000010") report "addiu random dfunc failed" severity error;
90
91  -- Testing addu - basic
92  s_opcode <= "000000";
93  s_dfunc <= "010101";
94  -- Expecting: 100010000000000010
95  wait for cClk_per*2;
96  assert (s_signalsOut="100010000000000010") report "addu basic failed" severity error;
97
98  -- Testing and - correct dfunc
99  s_opcode <= "000000";
100 s_dfunc <= "011000";
101 -- Expecting: 0000100000000001000
102 wait for cClk_per*2;
103 assert (s_signalsOut="0000100000000001000") report "and correct dfunc failed" severity error;
104
105 -- Testing andi - basic
106 s_opcode <= "001100";
107 -- Expecting: 1000110000000001000
108 wait for cClk_per*2;
109 assert (s_signalsOut="1000110000000001000") report "andi basic failed" severity error;
110
111 -- Testing lui - basic
112 s_opcode <= "001111";
113 -- Expecting: 00001100000000010000
114 wait for cClk_per*2;
115 assert (s_signalsOut="00001100000000010000") report "lui basic failed" severity error;
116
117 -- Testing lw - basic

```

modifications needed for control flow instructions. What additional control signals are needed?



[Part 2 (b.iii)] Implement your new instruction fetch logic using VHDL. Use QuestaSim to test your design thoroughly to make sure it is working as expected. Describe how the execution of the control flow possibilities corresponds to the QuestaSim waveforms in your writeup.



In these two images you can see that the fetch logic is performing correctly since it does not report any errors when running the test bench file in the console. The instructions were calculated by hand using the diagram above to ensure that the output would match what was expected.

In the first image you can see the output of questasim

In the second image you can see a part of the test code used (the rest is about the same but with different values and is provided

## ALU

[Part 2 (c.i.1)] Describe the difference between logical (srl) and arithmetic (sra) shifts.

Why does MIPS not have a sla instruction?

The difference between srl and sra is that when doing srl, it shifts the amount to the right, adding a 0 to the left most side filling in empty spots. Sra shifts the number to the right, but wraps around, for example if you have 1001 and you sra it then you would get 1100. If you did 1001 with srl you would get 0100.

The reason that MIPS does not have sla is because you can instead use sra to shift it the same amount, by doing the max bit size (32) – the shift amount. This will result in the same answer.

```
-- Testbench process
P_TB : PROCESS
BEGIN
    -- Reset the fetch Logic
    s_RST <= '1';
    s_JReg <= (OTHERS => '0'); -- Initialize JReg to 0
    s_BranchLogic <= '0';
    s_JumpLogic <= '0';
    s_JRegLogic <= '0';
    WAIT FOR cCLK_PER*2;

    -- Testing PC + 4
    assert (s_PCAAddress=x"00000044") report "Basic PC + 4 failed" severity error;

    -- Basic jump logic test
    s_JumpLogic <= '1';
    s_Instruction <= "00000000110000000000000000000000";
    WAIT FOR cCLK_PER;
    assert (s_PCAAddress=x"03000000") report "Basic jump test failed" severity error;

    -- Reset
    s_Instruction <= (OTHERS => '0');
    s_JumpLogic <= '0';

    -- Jump register logic activated test
    s_JRegLogic <= '1';
    s_JReg <= x"00000088";
    WAIT FOR cCLK_PER*2;
    assert (s_PCAAddress=x"00000088") report "Basic jump register test failed" severity error;

    -- Reset
    s_JReg <= (OTHERS => '0');
    s_JRegLogic <= '0';

    -- Branch logic activated test
    s_BranchLogic <= '1';
    s_Instruction <= "00000000000000000000000000001100";
    WAIT FOR cCLK_PER*2;
    assert (s_PCAAddress=x"000000000000000000000000110100") report "Basic jump register test failed" severity error;

    -- Reset the fetch Logic
    s_RST <= '1';
    s_JReg <= (OTHERS => '0'); -- Initialize JReg to 0
    s_BranchLogic <= '0';
    s_JumpLogic <= '0';
    s_JRegLogic <= '0';
    WAIT FOR cCLK_PER;
```


[Part 2 (c.i.2)] In your writeup, briefly describe how your VHDL code implements both the arithmetic and logical shifting operations.

The implementation of logical shift operations was quite easy, we essentially hard coded the input value of the barrel shifter to zero, so giving the new bits a value of zero every single time it is being shifted. For arithmetic shifts, we used a rather nifty method to determine the new bits going in the shift, we take the MSB of the shift right shift MSB being bit 1, since we are shifting to the right. If it were a left shift we would the MSB would be the 32<sup>nd</sup> bit. This bit either 1<sup>st</sup> or 32<sup>nd</sup> bit being chosen, determines what value we right in, so if this bit was 1, then a 1 would be written in for the newly shifted bits.

[Part 2 (c.i.3)] In your writeup, explain how the right barrel shifter above can be enhanced to also support left shifting operations.


We actually first built a “left” barrel shifter first, and the quickly realizing that the inputs and outputs of the same barrel shifter can be changed, we can essentially create a right barrel shifter. The input bits of the barrel shifter are flipped first using a generate statement, then after shifting, these output bits are again flipped using another generate statement. The output is the a right shift.

[Part 2 (c.i.4)] Describe how the execution of the different shifting operations corresponds to the QuestaSim waveforms in your writeup.



Above is the waveform for the test bench of the Barrel shifter itself with an extensive amount of test cases. These test cases were also tested with Mars to confirm basic shifting to the left (SLL). Once we confirmed the barrel shifter works as intended, we then modified it for all other shifting instructions.





Above is the waveform of a test case for SRAV, which is located inside the ALU testbench file. This shift instruction, as for all other shift instructions is tested inside of the ALU unit, as we confirmed that the barrel shifter unit alone works above. There are approximately 4 test cases for each shift instruction, as this one above tests the arithmetic portion edge case of the SRAV instruction. All of the test cases were confirmed working with MARs replicating the same instructions.


[Part 2 (c.ii.1)] In your writeup, briefly describe your design approach, including any resources you used to choose or implement the design. Include at least one design decision you had to make.

My design approach for the ALU was to create a well thought out design of the ALU in paper, including what signals would be needed and approximately how many, after studying the green sheet. Other than the green sheet being used, and looking at how the ALU signals were used in the Zybook, I created the rest of it without any other resources. One design decision to used in making the ALU was to create everything using as much


structural VHDL as possible, this is because if I can draw the ALU out on paper it would be extremely easy to understand and keep track of the many operations and eliminate future issues. The payoff of doing this was extremely high, once the ALU was added inside, with extensive test benches as a safe measure, no issues were found with it and all operations performed their needed tasks. Other than a one or 2 data flow and behavioral sub components, the entire ALU was created using structural VHDL.

[Part 2 (c.ii.2)] Describe how the execution of the different operations corresponds to the QuestaSim waveforms in your writeup.

To test the functionality of components inside of the ALU we first created each component in a separate VHDL file, then we created a separate test bench for each component to test the functionality of each component to confirm that it works. Below shows a few examples of our many test benches for each component.




Above is the waveform of the test bench for the LUI component. As we can see, with each input the values are successfully being shifted up to the upper 16 bits of a 32 bit number. This test bench tested 5 completely different values to make sure any possible edge cases are ruled out.



Above is the waveform for the XOR component of the ALU, called “tb\_xorG\_N”. Right now we can see 6 separate tests on the XOR component. If we compare these tests to the same values in mars, we can see the exact same outputs, confirming the values. Also, the expected results, which do match the waveforms, are inside of the test bench VHDL file itself.


[Part 2 (c.iii)] Draw a simplified, high-level schematic for the 32-bit ALU. Consider the following questions: how is Overflow calculated? How is Zero calculated? How is slt



implemented?

Overflow is calculated using Cin of the last bit of the ripple carry adder and the final carry out of the same carry ripper adder. These 2 signals are then put into an xor gate, if the output is 1 then there is overflow, if not there is no overflow, a separate mux after this output is used to enable and disable overflow detection, which is also located inside the ALU. Zero is calculated by taking the output of the adder/subtractor unit in the ALU and then putting it inside a 32 bit or gate, then the output of this OR gate gets put inside an inverter gate. The output of the inverter gate is then zero value. SLT is implemented using behavioral vhd by taking the data output of the adder/subtractor unit. This output is then compared, if the output is greater than or equal 0 and if the number is not negative then SLT will output 0, else it will output 1.


[Part 2 (c.v)] Describe how the execution of the different operations corresponds to the QuestaSim waveforms in your writeup.



In the waveform shown above is just one portion of the entire test bench for the ALU. To make it a little easier to distinguish which operation is being tested, I created a longer delay for the last test of each instruction. As You can see above some values has a longer clock delay, these mean what I just said above, that at the end of the long delay, a new instruction will be tested, and so forth. To know which instructions are being tested, inside of the test bench, each instruction is formatted in a list of tests to make it easier to keep track of which instruction is being tested. You can also see expected output values of the registers after each test at the end of the test cases inside of the test bench VHDL code itself.

[Part 2 (c.viii)] justify why your test plan is comprehensive. Include waveforms that demonstrate your test programs functioning.

Our test plan for the ALU unit is extremely comprehensive, each instruction has roughly atleast 4 separate test cases, with at least 2 of these acting as edge cases. To make the ALU test even more comprehensive we compared each instruction test case with a MARs program. We first wrote the MARs program, then wrote the same input values into the ALU to simulate the program in use. After this we compared the output values of each register in order with the outputs of the ALU to confirm that the values of both of these were the same. If they were the same, then the ALU successfully simulated a few tests of that specific instruction, if not there was an error with the specific component of the ALU. This streamlined our testing of the ALU and confirmed that it was 100% functional before putting all of the components together into a single cycle processor, eliminating unit test errors coming from the ALU. All MARs unit tests of the ALU instructions is inside a separate folder with the test benches. Below are an example of one of the many test bench waveforms as we already discussed a few testbench waveforms in the questions above.




Above is the test bench for the NOR component of the ALU. As you can see we have multiply test cases for this rather simple component. The output values are confirmed to be correct with MARs. You can see all expected outputs inside of the ALU VHDL file itself.

## Testing




[Part 3] In your writeup, show the QuestaSim output for each of the following tests, and provide a discussion of result correctness. It may be helpful to also annotate the waveforms directly.

[Part 3 (a)] Create a test application that makes use of every required arithmetic/logical instruction at least once. The application need not perform any particularly useful task, but it should demonstrate the full functionality of the processor (e.g., sequences of many instructions executed sequentially, 1 per cycle while data written into registers can be effectively retrieved and used by later instructions). Name this file Proj1\_base\_test.s.




In this screenshot you can see it starts by loading data into the two registers, which are correctly showing in rs as well as the data in. It then goes on to use add, addi, addiu, addu, sub, subu, and slt. The result of add 10+20 in \$t2, then 10+5 into \$t3, then 10\_10 into \$t4, then 10-20 into \$t6, and again with the unsigned into \$t7. Throughout this you can see the instruction address is going up in the correct amounts as well as setting the right control logic as well as register write address.



This continues to go on to execute the next commands in the assembly file, correctly going up in the instruction address and control logic output to match the instructions going in.





```

1 .data
2     # Data section for storing values
3     value1: .word 10
4     value2: .word 20
5     result: .word 0
6
7 .text
8 .globl main
9 main:
10     # Load values into registers
11     lw $t0, value1
12     lw $t1, value2
13
14     # Arithmetic instructions
15     add $t2, $t0, $t1      # add
16     addi $t3, $t0, 5       # addi
17     addiu $t4, $t0, 10     # addiu
18     addu $t5, $t0, $t1     # addu
19     sub $t6, $t0, $t1      # sub
20     subu $t7, $t0, $t1     # subu
21     slt $t8, $t0, $t1      # slt
22     slti $t9, $t0, 15     # slti
23     sll $s0, $t0, 2        # sll
24     srl $s1, $t0, 2        # srl
25     sra $s2, $t0, 2        # sra
26     sllv $s3, $t0, $t1     # sllv
27     srlv $s4, $t0, $t1     # srlv
28     srav $s5, $t0, $t1     # srav

```


```

29     # Logical instructions
30     and $s6, $t0, $t1      # and
31     andi $s7, $t0, 0xFF    # andi
32     or $t3, $t0, $t1       # or
33     ori $t4, $t0, 0xFF     # ori
34     xor $t5, $t0, $t1      # xor
35     xori $t6, $t0, 0xFF    # xori
36     nor $t7, $t0, $t1      # nor
37     lui $t8, 0x1234        # lui
38
39     # Store result
40     sw $t2, result
41
42     # Branch instructions
43     beq $t0, $t1, equal    # beq
44     bne $t0, $t1, notEqual # bne
45     j end                  # j
46     jal end                 # jal
47     jr $ra                  # jr
48
49 equal:
50     # Equal branch
51     add $t4, $t0, $t1
52
53 notEqual:
54     # Not equal branch
55     sub $s5, $t0, $t1
56
57 end:
58     # End of program
59     halt
60

```

On the left you can see the full assembly code used to test all the commands.

[Part 3 (b)] Create and test an application which uses each of the required control-flow instructions and has a call depth of at least 5 (i.e., the number of activation records on the stack is at least 4). Name this file Proj1\_cf\_test.s.



```
# Data section for storing values
value1: .word 10
value2: .word 20

.text
.globl main
main:
    # Load values into registers
    lw $t0, value1
    lw $t1, value2

    # Call function1
    jal function4

    j end

function1:
    # Function 1
    add $t2, $t0, $t1    # Demonstrate arithmetic operation

    # Call function2
    jr $ra

function2:
    # Function 2
    add $t3, $t0, $t1    # Demonstrate arithmetic operation

    # Call function3
    j function1

function3:
    add $t2, $t0, $t1    # Demonstrate arithmetic operation

    # Function 3
    j function2          # Demonstrate jump instruction


function4:
    add $t3, $t0, $t1    # Demonstrate arithmetic operation
    # Function 4
    j function3


end:
    # End of program
    halt
```


In this waveform you can see that the processor is correctly jumping to the last function (address 0400030) and then does an add, jumps back to 0400028, then does another add, then jumps back to 0400020, then back one more time to 0400018, then finally returning to the jal command, and jumping one final time to halt. This shows that the jumping is jumping deep into the call stack (4 times) and is also retaining the return address and returning to the correct address.

This also matches the assembly code on the left side.

[Part 3 (c)] Create and test an application that sorts an array with  $N$  elements using the BubbleSort algorithm ([link](#)). Name this file Proj1\_bubblesort.s.








520-760





780-1040


In the above waveforms are the first 1000 ish ns of the bubble sort program running. You can see that its correctly jumping as well as comparing the different values of the (set as 11) array size. It correctly works in MARS as well as on the CPU. I also will include the wave form file since it rand for about 12000ns, and I didnt think it would be helpful to screen shot every single part of it.

## Synthesis

[Part 4] Report the maximum frequency your processor can run at and determine what your critical path is. Draw this critical path on top of your top-level schematic from part 1. What components would you focus on to improve the frequency?

Max frequency: 25.21mhz    Constraint: 20.00ns    Slack: -19.66ns

Also including the timing.txt in case its needed



The critical path of the processor is fetch logic, imem, mips register, alu, dmem, then back to mips register. Some components that could be improved would be the ALU as it spent a lot of time in the ALU running the slv commands as well as getting to the output of the ALU, almost 10ns