
CprE 381: Computer Organization and Assembly-Level Programming

Project Part 1 Report

Team Members:	Camden Fergen
	Emil Kosic
Project Teams Group	#: Group 2

Refer to the highlighted language in the project 1 instruction for the context of the following questions.

[Part 1 (d)] Include your final MIPS processor schematic in your lab report.




[Part 2 (a.i)] Create a spreadsheet detailing the list of *M* instructions to be supported in your project alongside their binary opcodes and funct fields, if applicable. Create a separate column for each binary bit. Inside this spreadsheet, create a new column for the *N* control signals needed by your datapath implementation. The end result should be an *N*M* table where each row corresponds to the output of the control logic module for a given instruction.

Given in Proj1_control_signalsFinalNEW.xlsx

Control Logic

[Part 2 (a.ii)] Implement the control logic module using whatever method and coding style you prefer. Create a testbench to test this module individually and show that your output matches the expected control signals from problem 1(a)



You can see in these two images that all tests did in fact pass, since the console did not report any errors when running through all the tests. The assert lines are the exact same as found in the control signals spreadsheet

Fetch Logic


[Part 2 (b.i)] What are the control flow possibilities that your instruction fetch logic must support? Describe these possibilities as a function of the different control flow-related instructions you are required to implement.

The control logic that the fetch must implement are as follows: inBranchLogic (calculated in a high level box depending on branch equals and branch not equals), jump logic, and jump register logic.


[Part 2 (b.ii)] Draw a schematic for the instruction fetch logic and any other datapath

```
s opcode <= "001001";
wait for cClk_per*2;
assert (s signalsOut="1000110000000000010") report "addiu basic failed" severity error;
s opcode <= "001001";
s_dfunc <= "010101";
wait for cClk per*2;
assert (s signalsOut="100011000000000000") report "addiu random dfunc failed" severity error;
-- Testing addu - basic
s opcode <= "000000";
s_dfunc <= "010101";
wait for cClk per*2;
assert (s signalsOut="100010000000000000") report "addu basic failed" severity error;
-- Testing and - correct dfunc
s opcode <= "000000";
s dfunc <= "011000";
wait for cClk per*2;
assert (s signalsOut="000010000000000000") report "and correct dfunc failed" severity error;
s opcode <= "001100";
wait for cClk per*2;
assert (s signalsOut="100011000000001000") report "andi basic failed" severity error;
s_opcode <= "001111";
wait for cClk per*2;
assert (s signalsOut="000011000000010000") report "lui basic failed" severity error;
```

modifications needed for control flow instructions. What additional control signals are needed?



[Part 2 (b.iii)] Implement your new instruction fetch logic using VHDL. Use QuestaSim to test your design thoroughly to make sure it is working as expected. Describe how the execution of the control flow possibilities corresponds to the QuestaSim waveforms in your writeup.



Transcript
SIM:/to_retcn_logic/s_skegLogic \
Sim:/tb_fetch_logic/s_Instruction \
Sim:/tb_fetch_logic/s_PCAddress \
VSIM 119> run

VSIM 119>run
run
** Note: Testbench of fetch logic completely successfully!
Time: 160 ns Iteration: 0 Instance: /tb_fetch_logic
VSIM 120>run

In these two images you can see that the fetch logic is performing correctly since it does not report any errors when running the test bench file in the console. The instructions were calculated by hand using the diagram above to ensure that the output would match what was expected.

In the first image you can see the output of questasim

In the second image you can see a part of the test code used (the rest is about the same but with different values and is provided

ALU

[Part 2 (c.i.1)] Describe the difference between logical (srl) and arithmetic (sra) shifts. Why does MIPS not have a sla instruction?

The difference between srl and sra is that when doing srl, it shifts the amount to the right, adding a 0 to the left most side filling in empty spots. Sra shifts the number to the right, but wraps around, for example if you have 1001 and you sra it then you would get 1100. If you did 1001 with srl you would get 0100.

The reason that MIPS does not have sla is because you can instead use sra to shift it the same amount, by doing the max bit size (32) – the shift amount. This will result in the same answer.

```
s_RST <= '1';
s_JReg <= (OTHERS => '0'); -- Initialize JReg to 0
s BranchLogic <= '0';
s JumpLogic <= '0';
s_JRegLogic <= '0'
assert (s_PCAddress=x"00000044") report "Basic PC + 4 failed" severity error;
WAIT FOR CCLK PER;
assert (s PCAddress=x"03000000") report "Basic jump test failed" severity error;
s JReaLoaic <= '1':
s JReg <= (OTHERS => '0');
s JRegLogic <= '0';
WAIT FOR cCLK PER*2;
s JReg <= (OTHERS => '0'); -- Initialize JReg to 0
s BranchLogic <= '0';
s_JRegLogic <= '0';
WAIT FOR CCLK PER;
```


[Part 2 (c.i.2)] In your writeup, briefly describe how your VHDL code implements both the arithmetic and logical shifting operations.

The implementation of logical shift operations was quite easy, we essentially hard coded the input value of the barrel shifter to zero, so giving the new bits a value of zero every single time it is being shifted. For arithmetic shifts, we used a rather nifty method to determine the new bits going in the shift, we take the MSB of the shift right shift MSB being bit 1, since we are shifting to the right. If it were a left shift we would the MSB would be the 32nd bit. This bit either 1st or 32nd bit being chosen, determines what value we right in, so if this bit was 1, then a 1 would be written in for the newly shifted bits.


[Part 2 (c.i.3)] In your writeup, explain how the right barrel shifter above can be enhanced to also support left shifting operations.

We actually first built a "left" barrel shifter first, and the quickly realizing that the inputs and outputs of the same barrel shifter can be changed, we can essentially create a right barrel shifter. The input bits of the barrel shifter are flipped first using a generate statement, then after shifting, these output bits are again flipped using another generate statement. The output is the a right shift.

[Part 2 (c.i.4)] Describe how the execution of the different shifting operations corresponds to the QuestaSim waveforms in your writeup.



Above is the waveform for the test bench of the Barrel shifter itself with an extensive amount of test cases. These test cases were also tested with Mars to confirm basic shifting to the left (SLL). Once we confirmed the barrel shifter works as intended, we then modified it for all other shifting instructions.



Above is the waveform of a test case for SRAV, which is located inside the ALU testbench file. This shift instruction, as for all other shift instructions is tested inside of the ALU unit, as we confirmed that the barrel shifter unit alone works above. There are approximately 4 test cases for each shift instruction, as this one above tests the arithmetic portion edge case of the SRAV instruction. All of the test cases were confirmed working with MARs replicating the same instructions.


[Part 2 (c.ii.1)] In your writeup, briefly describe your design approach, including any resources you used to choose or implement the design. Include at least one design decision you had to make.

My design approach for the ALU was to create a well thought out design of the ALU in paper, including what signals would be needed and approximately how many, after studying the green sheet. Other than the green sheet being used, and looking at how the ALU signals were used in the Zybook, I created the rest of it without any other resources. One design decision to used in making the ALU was to create everything using as much


structural VHDL as possible, this is because if I can draw the ALU out on paper it would be extremely easy to understand and keep track of the many operations and eliminate future issues. The payoff of doing this was extremely high, once the ALU was added inside, with extensive test benches as a safe measure, no issues were found with it and all operations performed their needed tasks. Other than a one or 2 data flow and behavioral sub components, the entire ALU was created using structural VHDL.

[Part 2 (c.ii.2)] Describe how the execution of the different operations corresponds to the QuestaSim waveforms in your writeup.

To test the functionality of components inside of the ALU we first created each component in a separate VHDL file, then we created a separate test bench for each component to test the functionality of each component to confirm that it works. Below shows a few examples of our many test benches for each component.




Above is the waveform of the test bench for the LUI component. As we can see, with each input the values are successfully being shifted up to the upper 16 bits of a 32 bit number. This test bench tested 5 completely different values to make sure any possible edge cases are ruled out.



Above is the waveform for the XOR component of the ALU, called "tb_xorG_N". Right now we can see 6 separate tests on the XOR component. If we compare these tests to the same values in mars, we can see the exact same outputs, confirming the values. Also, the expected results, which do match the waveforms, are inside of the test bench VHDL file itself.


[Part 2 (c.iii)] Draw a simplified, high-level schematic for the 32-bit ALU. Consider the following questions: how is Overflow calculated? How is Zero calculated? How is slt



implemented?

Overflow is calculated using Cin of the last bit of the ripple carry adder and the final carry out of the same carry ripper adder. These 2 signals are then put into an xor gate, if the output is 1 then there is overflow, if not there is no overflow, a separate mux after this output is used to enable and disable overflow detection, which is also located inside the ALU. Zero is calculated by taking the output of the adder/subtractor unit in the ALU and then putting it inside a 32 bit or gate, then the output of this OR gate gets put inside an inverter gate. The output of the inverter gate is then zero value. SLT is implemented using behavioral vhdl by taking the data output of the adder/subtractor unit. This output is then compared, if the output is greater than or equal 0 and if the number is not negative then SLT will output 0, else it will output 1.


[Part 2 (c.v)] Describe how the execution of the different operations corresponds to the QuestaSim waveforms in your writeup.



In the waveform shown above is just one portion of the entire test bench for the ALU. To make it a little easier to distinguish which operation is being tested, I created a longer delay for the last test of each instruction. As You can see above some values has a longer clock delay, these mean what I just said above, that at the end of the long delay, a new instruction will be tested, and so forth. To know which instructions are being tested, inside of the test bench, each instruction is formatted in a list of tests to make it easier to keep track of which instruction is being tested. You can also see expected output values of the registers after each test at the end of the test cases inside of the test bench VHDL code itself.

[Part 2 (c.viii)] justify why your test plan is comprehensive. Include waveforms that demonstrate your test programs functioning.

Our test plan for the ALU unit is extremely comprehensive, each instruction has roughly atleast 4 separate test cases, with at least 2 of these acting as edge cases. To make the ALU test even more comprehensive we compared each instruction test case with a MARs program. We first wrote the MARs program, then wrote the same input values into the ALU to simulate the program in use. After this we compared the output values of each register in order with the outputs of the ALU to confirm that the values of both of these were the same. If they were the same, then the ALU successfully simulated a few tests of that specific instruction, if not there was an error with the specific component of the ALU. This streamlined our testing of the ALU and confirmed that is was 100% functional before putting all of the components together into a single cycle processor, eliminating unit test errors coming from the ALU. All MARs unit tests of the ALU instructions is inside a separate folder with the test benches. Below are an example of one of the many test bench waveforms as we already discussed a few testbench waveforms in the questions above.




Above is the test bench for the NOR component of the ALU. As you can see we have multiply test cases for this rather simple component. The output values are confirmed to be correct with MARs. You can see all expected outputs inside of the ALU VHDL file itself.

Testing

[Part 3] In your writeup, show the QuestaSim output for each of the following tests, and provide a discussion of result correctness. It may be helpful to also annotate the waveforms directly.

[Part 3 (a)] Create a test application that makes use of every required arithmetic/logical instruction at least once. The application need not perform any particularly useful task, but it should demonstrate the full functionality of the processor (e.g., sequences of many instructions executed sequentially, 1 per cycle while data written into registers can be effectively retrieved and used by later instructions). Name this file Proj1_base_test.s.



In this screenshot you can see it starts by loading data into the two registers, which are correctly showing in rs as well as the data in. It then goes on to use add, addi, addiu, addu, sub, subu, and slt. The result of add 10+20 in \$t2, then 10+5 into \$t3, then 10_10 into \$t4, then 10-20 into \$t6, and again with the unsigned into \$t7. Throughout this you can see the instruction address is going up in the correct amounts as well as setting the right control logic as well as register write address.

4 1↓	Msgs										
∳ iCLK	0										
∳ iRST	0										
	0										
 ♣ ilnstAddr	32'hXXXXXXXX	XXXXXXXX									
■ ilnstExt ilnstEx	32'hXXXXXXXX	XXXXXXXX									
 ◆ oALUOut	32'h10010000	FFFFFF6	00000001	00000001	00000028	00000002		00A00000	00000000		00000000
♦ s_DMemWr	0										
		FFFFFF6	00000001	00000001	00000028	00000002		00A00000	00000000		00000000
- → s_DMemData	32'h10010000	00000014		00000000	0000000A		455			4555	00000014
	32'h0000000A	00000000	0000000A		00000000	0000000A		000000A			0000000A
◆ s_RegWr	1	4		Allen W	Allen W	Allen W	Allen W	ALL STATE	Allen W	Allen W	
		OF	18	19	10	11	12	13	14	15	16
		FFFFFF6	00000001	00000001	00000028	00000002		00A00000	00000000		00000000
 ◆ s_IMemAddr	32'h00400068	00400024	00400028	0040002C	00400030	00400034	00400038	0040003C	00400040	00400044	00400048
→ s_NextInstAddr	32'h00400068		00400028	0040002C	00400030	00400034	00400038	0040003C	00400040	00400044	00400048
	32'h3C011001	01097823	0109C02A	2919000F	00088080	00088882	00089083	01289804	0128A006	0128A807	0109B024
♦ s_Halt	0						455				
♦ s_Ovfl	0										
s_branchUnit	0										
	22'h030100	120000	120300	330320	020380	020400	020480	020510	020590	020610	020080
	6'hXX	ХХ					4 may 1				
		08			00		4555	09			08
		09		19	08	4444	4444			4555	09
 → s_rd		OF	18	00	10	11	12	13	14	15	16
 → s_jump	26'hXXXXXXX	XXXXXXX									
 → s_imme	16'hXXXX	XXXX					Alle III				
 → s_func	6'hXX	ХX			Allen W	Allen	<u> Allen</u>			Allen W	
		000000A			0000000		Allen W	00000014			0000000A
 → s_rtOut	32'h10010000	00000014		00000000	000000A	ALL IN	Allen W				00000014
 → s_extender	32'hXXXXXXXX	XXXXXXXX					ALL IN				
<u>★</u> → s_regSelMuxOut		ХX					Alle III				
<u>→</u> → s_databeforeMux	32'h10010000	FFFFFF6	00000001	00000001	00000028	00000002	Allen W	00A00000	00000000		00000000
<u>+</u> → s_aluDataOut	32'h10010000	FFFFFF6	00000001	00000001	00000028	00000002		00A00000	00000000		00000000
★ s_memRegMuxOut	32'h10010000	FFFFFF6	00000001	00000001	00000028	00000002	Allen W	00A00000	00000000	Allen W	00000000
	32'h00000000	FFFFFFF	00000000	00000000	00000028	00000000	Allen W	00000000			00000000
	32'h00000000	000000FF	00000000	00000000	00000028	00000000	Allen W	00000000			00000000
⊕ ♦ s_lh	32'h00000000	FFFFFFF	00000001	00000001	00000028	00000000	Allen W	00000000		Allen W	00000000
		0000FFFF	00000001	00000001	00000028	00000000		00000000			00000000
→ s_zero	0										
△ ■ • Now	660 ns	dumminning									
© Cursor 1	554 ns	<u>30 ns</u> 22	20 ns 24	240 ns 2	260 ns 2	280 ns 3	300 ns 3	320 ns 3	340 ns 3	360 ns 3	380 ns 40
Ou.55. 1					1 ,	1	1	l-1 C'	ilo corroc	-4]	

This continues to go on to execute the next commands in the assembly file, correctly going up in the instruction address and control logic output to match the instructions going in.


^	Mana										
4 1011	Msgs										
	0	\dashv \vdash	$+$ \vdash	\dashv \vdash	-	$+$ \vdash	$+$ \vdash	$+$ \vdash			
	0										
ilnstLd	0	VAVAVAVAVA									
I	32'hXXXXXXXX	XXXXXXXX									
ilnstExt	32'hXXXXXXXX	XXXXXXXX	00000015	100000055	00000015	00000055	VECCECTA	12340000	10010000	1001000	VECCECC
• oALUOut	32'h10010000	0000000A	0000001E	000000FF	0000001E	000000F5	FFFFFFE1	12340000	10010000	10010008	FFFFFF6
	32'h10010000	0000000A	0000001E	1000000FF	[0000001E	000000F5	[FFFFFFE1	12340000	110010000	110010008	FFFFFF6
	32'h10010000	00000000	00000012	JUUUUUFF	00000012	FFFFFF6	00000014	00000001	10010000	0000001E	00000014
■	32'h0000000A	00000000	100000014		100000014	1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1	10000014	00000001	110010000	100000015	00000000
s_Divientout s RegWr	1	,00000000						1000000A		.00000000	,00000000
	5'h01	17	I OB	Ioc	IOD	I OE	IOF	I 18	101	100	
	32'h10010000	0000000A	0000001E	000000FF	0000001E	000000F5	IFFFFFE1	12340000	10010000	10010008	[FFFFFF6
	32'h00400068	004000A	00400050	00400054	100400058	0040005C	100400060	00400064	10010000	10010008 10040006C	00400070
■	32'h00400068	0040004C	00400050	00400054	00400058	0040005C	00400060	00400064	00400068	0040006C	00400070
± → s_Inst	32'h3C011001	311700FF	01095825	350C00FF	01096826	390E00FF	01097827	3C181234	3C011001	AC2A0008	11090004
◆ s Halt	0	31170011	01033023	33000011	01030020	33020011	01037027	30101254	30011001	7102710000	11030004
S Ovfl S Ovfl	0										
s branchUnit	0										
± → s_controlOut	22'h030100	230080	020280	230280	020200	230200	020180	030100		240020	108000
	6'hXX	XX									
	5'h00	08						100		01	108
	5'h01	17	09	loc l	09	I OE	109	18	01	I OA	09
	5'h02	00	ОВ	00	OD	00	OF	02		00	
	26'hXXXXXXX	XXXXXXX									
. → s imme	16'hXXXX	XXXX									
+ → s func	6'hXX	XX									
	32'h00000000	A0000000						00000000		10010000	0000000A
	32'h10010000	00000000	00000014		00000014	FFFFFF6	00000014	00000001	10010000	(0000001E	00000014
	32'hXXXXXXXX	XXXXXXXX									
	5'hXX	XX									
- → s_databeforeMux	32'h10010000	0000000A	0000001E	000000FF	0000001E	000000F5	FFFFFFE1	12340000	10010000	10010008	FFFFFF6
	32'h10010000	0000000A	(0000001E	000000FF	0000001E	000000F5	FFFFFFE1	12340000	10010000	10010008	FFFFFFF6
<u>■</u> ◆ s_memRegMuxOut	32'h10010000	A000000	0000001E	000000FF	0000001E	000000F5	FFFFFFE1	12340000	10010000	10010008	FFFFFF6
 → s_lb	32'h00000000	00000000				00000000	FFFFFFFF	00000000		00000008	FFFFFFF
	32'h00000000	00000000				00000000	000000FF	00000000		00000008	000000FF
.	32'h00000000	00000000			00000000	000000F5	FFFFFFE1	00000000		00000008	FFFFFFF
★ s_lhu	32'h00000000	00000000			00000000	000000F5	0000FFE1	00000000		00000008	0000FFFF
s_zero	0										
△ 💀 💿 Now	660 ns	400 ns	120 ns	11111111111111111111111111111111111111	460 ns	100 00			540 ns		
Ĝ ∕ ⊜ Cursor 1		400115	+20115	140115	400 115	480 ns !	500 ns !	320115	554 n		100 115
Cuisoi 1	004113								1994 1	3	

```
# Data section for storing value
       value2: .word 20
result: .word 0
.text
.globl main
main:
       # Load values into registers
       lw $t0, value1
lw $t1, value2
       # Arithmetic instructions
                                        # add
       add $t2, $t0, $t1
      addi $12, $10, $1
addi $t3, $t0, $5
addiu $t4, $t0, 10
addu $t5, $t0, $t1
subu $t6, $t0, $t1
subu $t7, $t0, $t1
$1t $t8, $t0, $t1
                                            # addi
                                          # addiu
                                          # addu
                                            # sub
                                            # subu
                                            # slt
       sll $s0, $t0, 2
srl $s1, $t0, 2
                                            # sll
       sllv $s3, $t0, $t1
srlv $s4, $t0, $t1
                                            # srlv
```

```
and $s6, $t0, $t1
                              # and
andi $s7, $t0, 0xFF
or $t3, $t0, $t1
ori $t4, $t0, 0xFF
                              # andi
                              # or
xori $t6, $t0, 0xFF
nor $t7, $t0, $t1
lui $t8, 0x1234
                             # xori
                             # nor
                             # lui
sw $t2, result
# Branch instructions
beq $t0, $t1, equal
                              # beq
bne $t0, $t1, notEqual # bne
             t1, notEquat , # j
# jal
j end
jal end
# Equal branch
add $t4, $t0, $t1
# Not equal branch
sub $5, $t0, $t1
# End of program
```

On the left you can see the full assembly code used to test all the commands.

[Part 3 (b)] Create and test an application which uses each of the required control-flow instructions and has a call depth of at least 5 (i.e., the number of activation records on the stack is at least 4). Name this file Proj1_cf_test.s.



Data section for storing values

Data section for storing values

Data section for storing values

value1: .word 10

value2: .word 20

.text
.glob1 main

main:

Load values into registers

lw \$t0, value1

lw \$t1, value2

Call function1

jal function1:

Function 1

add \$t2, \$t0, \$t1 # Demonstrate arithmetic operation

Call function2

Function 2

add \$t3, \$t0, \$t1 # Demonstrate arithmetic operation

function3:
 add \$t2, \$t0, \$t1 # Demonstrate arithmetic operation

Function 3

j function 3

j function 4

Demonstrate arithmetic operation

Demonstrate arithmetic operation

Function 3

Demonstrate arithmetic operation

Function 4

Demonstrate arithmetic operation

Function 4

Demonstrate arithmetic operation

Demonstrate arithmetic operation

End of program halt In this waveform you can see that the processor is correctly jumping to the last function (address 0400030) and then does an add, jumps back to 0400028, then does another add, then jumps back to 0400020, then back one more time to 0400018, then finally returning to the jal command, and jumping one final time to halt. This shows that the jumping is jumping deep into the call stack (4 times) and is also retaining the return address and returning to the correct address.

This also matches the assembly code on the left side.

[Part 3 (c)] Create and test an application that sorts an array with N elements using the BubbleSort algorithm (link). Name this file Proj1_bubblesort.s.

iCLK iRST	0													
instLd	0													
ilnstAddr	32'hXXXXXXXX	XXXXXXXX												
ilnstext	32'hXXXXXXXX	XXXXXXXX												
oALUOut	32'h00000000	10010000			100000000		10000000B		110010000		I 0000000A	100000000	10000000A	I 1001000
s DMemWr	32100000000	10010000			,00000000		100000008		10010000		.0000000A	,00000000	10000000A	1001000
s_DMemAddr	32'h00000000	10010000			00000000		0000000B		10010000		[0000000A	00000000	0000000A	1001000
s_DMemData	32'h00000000	(00000000		00000000	100000000		ОООООООВ	100000000	110010000		10000000A	100000000	10000000A	1001000
s_DMemData s DMemOut	32'h0000000A	00000000		,00000000	100000000		00000028	100000000						1000000
	32 NUUUUUUUA	0000000A					,00000028		0000000A		00000028	0000000A	00000028	10000000
s_RegWr	1 5'h09	01		10	108	109	111	12	IOA	IOВ	Ī11	109	12	IOB
s_RegWrAddr	32'h00000000	10010000		10	100000000	.09	10000000B	112	110010000	UB	I 0000000A	100000000	10000000A	11001000
s_RegWrData			00400000	00400004		0040000		100400014		00400040				
s_IMemAddr	32'h0040000C	XXXXXXXX	00400000	00400004	00400008	0040000C	00400010	00400014	00400018	0040001C	00400020	00400024	00400028	0040002
s_NextInstAddr	32'h0040000C	XXXXXXXX 3C011001	00400000	00400004	00400008	004000C	00400010	00400014	00400018	0040001C	00400020	00400024	00400028	0040002
s_Inst	32'h24090000	3C011001		34300000	24080000	24090000	2411000B	2412000B	00105020	00105820	2231FFFF	24090000	2252FFFF	0010582
s_Halt	0													
s_Ovfl	0													
s_branchUnit	0	000100		230280	1000000						1000000		230060	1000000
s_controlOut	22'h230020	030100 XX		230280	230020				020060		230060	230020	230060	020060
> s_opcode	6'hXX			01	100						-	00	10	
s_rs	5'h00	00		01		100	11	112	10		I 11 I 11	00	12	100
s_rt	5'h09	01		10	08	09	11	12	10	100	11	09	12 1F	10
s_rd	5'h00 26'hXXXXXXX	02		00					0A	OB	TI-	00	, IF	IOB
s_jump		XXXXXXX												
s_imme	16'hXXXX 6'hXX	XXXX												
s_func	32'h00000000	XX		10010000	100000000						10000000B	100000000	10000000В	0000000
s_rsOut	32'h00000000	00000000		00000000	100000000			100000000	110010000		I 0000000B	100000000	10000000B	0000000
s_rtOut	32'hXXXXXXXX	XXXXXXXX		00000000	,00000000			.00000000	10010000		. 00000000В	,00000000	10000000	1001000
s_extender	5'hXX	XX												
s_regSelMuxOut s databeforeMux	32'h00000000	10010000			100000000		10000000В		110010000		I 0000000A	100000000	I 0000000A	1001000
s_databeloreiwux s aluDataOut	32'h00000000	10010000			100000000		0000000B		10010000		I 0000000A	00000000	0000000A	1001000
	32'h00000000	10010000			100000000		0000000B		10010000		10000000A	00000000	0000000A	11001000
s_memRegMuxOut s lb	32'h00000000	00000000			100000000		,0000000B		10000000		10000000A	00000000	00000000	10000000
s Ibu	32'h00000000	00000000							00000000		100000000	00000000	00000000	10000000
	32'h00000000	00000000							00000000		100000000	00000000	00000000	10000000
s_lh	32'h00000000								00000000		100000000	00000000	00000000	0000000
s_lhu s zero	1	00000000							,00000000		10000000	,00000000	00000000	0000000
s_zero s afterBEAnd	0				\dashv							_		
s afterBNEINV	0													
s_alterBNEINV s afterBNEAnd	0													
s_allerBNEAIId s RegWrAddrBef	5'h09	01		110	108	109	V 11	112	IOA	Iов	111	109	12	IOB
s_RegwiAddiBei s jalAddnext	32'h00400010	XXXXXXXX	00400004	00400008	0040000C		00400014	00400018	0040001C	00400020	100400024	00400028	0040002C	10040003
o_jan taanent	52 1100 100020	7000000	00100001	, 00 100000	30100000	, 00 1000 10	, , , , , , , , , , , , , , , , , , , ,	100100010	100100010	00100020	100100021	,00100020	30130020	001000
Now	12060 ns	monotonio i	diminidadi Ons	udumudum 40 ns	60 ns	80 ns	100 ns	mlimminiliiiii 120 ns	mlimminilimi 140 ns	mulmumulmum 160 ns	mlmmmlm 180 ns	200 ns		240 ns


0-260

Wave - Default =====							*****							+ 3
<u> </u>	Msgs													
	0													
	0													
	0													
 iInstAddr	32'hXXXXXXXX	XXXXXXXX												
	32'hXXXXXXXX	XXXXXXXX												
→ oALUOut → s DMemWr	32'h00000000 0	(10010000	10010004	10010004	00000001	00000001	00000001	FFFFFFF7	10010004	10010008	10010008	00000002	00000000	00000000
→ s DMemAddr	32'h00000000	10010000	10010004	10010004	100000001	100000001	100000001	FFFFFFF7	10010004	10010008	10010008	00000002	100000000	100000000
■ s_DMemData	32'h00000000	00000000	10010000	00000000	100000000	10000003C	100000000	0000000A		10010004	0000003C	00000001	100000028	100000000
→ s_DMemOut → s RegWr	32'h0000000A	0000000A	0000003C	0000003C	0000000A		0000000A	00000000	0000003C	00000028	00000028	0000000A		10000000A
■ s RegWrAddr	5'h09	(13	ТОВ	114	109	Ioc	100	I1F	113	IOB	114	109	Ioc	100
	32'h00000000	0000000A	10010004	0000003C	00000001	100000001	100000001	FFFFFFF7	0000003C	10010008	00000028	00000002	100000000	100000000
III → S_RegWibata III → S IMemAddr	32'h0040000C	00400030	00400034	00400038	0040003C	100400040	100400044	00400054	00440030	00440034	00440038	0044003C	100440040	00440044
	32'h0040000C	00400030	00400034	00400038	10040003C	100400040	100400044	00400054	00440030	00440034	00440038	0044003C	100440040	100440044
+	32'h24090000	(8D730000	216B0004	8D740000	21290001	0274602A	15800003	1532FFF6	8D730000	216B0004	8D740000	21290001	10274602A	15800003
s Halt	0													
s Ovfl	0													
s branchUnit	0													
	22'h230020	2B0020	230060	2B0020	230060	120300	104000		2B0020	230060	2B0020	230060	120300	104000
→ s_opcode	6'hXX	XX												
■ s_rs	5'h00	OB			109	13	loc	09	OB			09	13	IOC
 → s_rt	5'h09	(13	0B	14	109	14	100	12	13	OB	14	09	114	100
	5'h00	00				Ioc	100	1F	00				10C	100
 → s_jump	26'hXXXXXXX	XXXXXX												
→ s_imme	16'hXXXX	XXXX												
→ s_func	6'hXX	XX												
	32'h00000000	10010000		10010004	100000000	10000000A	00000001		10010004		10010008	00000001	1000000BC	100000000
	32'h00000000	00000000	10010000	00000000	100000000	10000003C	100000000	0000000A		10010004	0000003C	00000001	00000028	100000000
	32'hXXXXXXXX	XXXXXXXX												
s_regSelMuxOut	5'hXX	XX												
s_databeforeMux	32'h00000000	000000DA	10010004	0000003C	00000001	00000001	00000001	FFFFFF7	0000003C	10010008	00000028	00000002	00000000	00000000
s_aluDataOut	32'h00000000	10010000	10010004	10010004	00000001	00000001	00000001	FFFFFF7	10010004	10010008	10010008	00000002	00000000	00000000
s_memRegMuxOut	32'h00000000 32'h00000000	(0000000A (0000000A	10010004	0000003C	[00000001 [00000000	00000001	00000001	IFFFFFFFF	0000003C	10010008	00000028	00000002	I 00000000 I 00000000	100000000
	32'h00000000	(0000000A	00000004	0000003C	100000000	100000000	100000000	1000000FF	0000003C	0000008	00000028	100000000	100000000	10000000
±-✓ s_ibu ±-✓ s lh	32'h00000000	(0000000A	00000004	0000003C	100000001	100000001	100000001	I FFFFFFF	0000003C	0000008	00000028	100000000	100000000	10000000
⊕ s lhu	32'h00000000	(000000A	00000004	0000003C	00000001	100000001	00000001	0000FFFF	0000003C	00000008	00000028	00000000	100000000	00000000
→ s zero	1										333333	3333333		
s afterBEAnd	0													
s afterBNEINV	0													
s_afterBNEAnd	0													
s_RegWrAddrBef	5'h09	13	ОВ	14	09	loc	00	1F	13	ОВ	14	09	loc	00
■ ♦ s_jalAddnext	32'h00400010	00400034	00400038	0040003C	00400040	00400044	00400048	00400058	00440034	00440038	0044003C	00440040	00440044	00440048
△ ≅ ⊕ Now	12060 ns	21		00 ns 3	320 ns 3	11111111111111111111111111111111111111	11111111111111111111111111111111111111	80 ns 40	00 ns 4	120 ns 4	40 ns	460 ns	180 ns	500 ns 520
	97 ns													

260-520

Wave - Deta	ult :							7/////							+ 0
41.	ĺ	Msas													
		n													
↓ iRST			'	1	1										
InstLd I		n													
→ iInstAde		32'hXXXXXXXX	XXXXXXXX												
iInstExt		32'hXXXXXXXX	XXXXXXXXX												
⊕ do ALUC			10010000	110010004	10010004	00000001	100000001	100000001	FFFFFFF7	10010004	10010008	10010008	00000002	00000000	00000000
s DMe			1001000		12002007					100100	1001000	10010000	3333333		
		32'h00000000	10010000	I10010004	I 10010004	00000001	100000001	100000001	I FFFFFFF7	10010004	10010008	10010008	00000002	100000000	100000000
■ ◆ s DMe		32'h00000000	00000000	110010000	00000000	00000000	0000003C	00000000	0000000A		10010004	0000003C	00000001	00000028	00000000
	emOut	32'h0000000A	0000000A	10000003C	0000003C	0000000A		10000000A	00000000	0000003C	00000028	00000028	0000000A		0000000A
→ s Reg\															
	WrAddr		(13	IOB	14	09	OC	00	1F	13	0B	14	09	OC	00
- → s_Reg\	WrData		(000000DA	10010004	0000003C	00000001	00000001	00000001	FFFFFFF7	0000003C	10010008	00000028	00000002	0000000	0000000
 → s_IMen	mAddr	32'h0040000C	00400030	100400034	00400038	0040003C	00400040	00400044	00400054	00440030	00440034	00440038	0044003C	00440040	00440044
 → s_Next	tlnstAddr	32'h0040000C	00400030	00400034	00400038	0040003C	00400040	00400044					0044003C		00440044
			(8D730000	1216B0004	8D740000	21290001	0274602A	15800003	1532FFF6	8D730000	216B0004	8D740000	21290001	0274602A	15800003
s_Halt															
s_Ovfl															
s_bran															
■ s_contr			2B0020	230060	2B0020	230060	120300	104000		2B0020	230060	2B0020	230060	120300	104000
s_opco		6'hXX	XX												
± → s_rs			OB			09	113	10C	09	OB			09	13	OC
			(13	IOB	14	09	14	00	12		0B	14	09	14	00
±- s_rd			00				.0C	00	11-	00				OC .	,00
±-→ s_jump		26 hXXXXXXX 16 hXXXX	XXXXXXX												
±-→ s_imme		6'hXX	XX												
± → s_func			10010000		I 10010004	00000000	10000000A	00000001		10010004		10010008	00000001	0000003C	100000000
→ s_rsOu → s rtOut			(00000000	I 10010000	100000000	00000000	10000000A	100000000	0000000A	10010004	10010004	0000003C	100000001	00000030	00000000
		32'hXXXXXXXX	XXXXXXXX	110010000	10000000	,0000000	,0000005C	10000000	0000000A		10010004	0000003C	10000001	00000028	,0000000
		5'hXX	XX												
			0000000A	110010004	10000003C	00000001	100000001	100000001	FFFFFFF7	0000003C	10010008	00000028	00000002	00000000	00000000
			(10010000	110010004	10010004	00000001	00000001	100000001					00000002		00000000
s mem s mem			0000000A	I10010004	I0000003C	00000001	100000001	100000001			10010008		00000002	00000000	100000000
			0000000A	I 00000004	I0000003C	00000000	100000000	1					00000000		00000000
- → s Ibu			0000000A	100000004	0000003C	00000000	00000000	00000000		0000003C	00000008	00000028	00000000	0000000	00000000
			0000000A	100000004	0000003C	00000001	00000001	00000001	FFFFFFF	0000003C	00000008	00000028	00000000	00000000	0000000
s_lhu s_lhu			(0000000A	100000004	0000003C	00000001	00000001	00000001	0000FFFF	0000003C	00000008	00000028	00000000	0000000	00000000
s_zero															
s_afteri	BEAnd														
s_afteri	BNEINV														
s_after															
II -			13	OB	14	09	0C	00					09		00
	ddnext	32'h00400010	00400034	100400038	0040003C	00400040	00400044	00400048	00400058	00440034	00440038	0044003C	00440040	00440044	00440048
															
≅ ₹ ⊙	Now	12060 ns	28	0 ns 30	0 ns 32	0 ns 34	0 ns 36	0 ns 38	0 ns 400	ns 420	ns 440	ns 460	0 ns 48	0 ns 50	0 ns 520
🙃 🧨 👄	Cursor 1	97 ns													

520-760



780-1040


In the above waveforms are the first 1000 ish ns of the bubble sort program running. You can see that its correctly jumping as well as comparing the different values of the (set as 11) array size. It correctly works in MARS as well as on the CPU. I also will include the wave form file since it rand for about 12000ns, and I didnt think it would be helpful to screen shot every single part of it.

Synthesis

[Part 4] Report the maximum frequency your processor can run at and determine what your critical path is. Draw this critical path on top of your top-level schematic from part 1. What components would you focus on to improve the frequency?

Max frequency: 25.21mhz Constraint: 20.00ns Slack: -19.66ns

Also including the timing.txt in case its needed



The critical path of the processor is fetch logic, imem, mips register, alu, dmem, then back to mips register. Some components that could be improved would be the ALU as it spent a lot of time in the ALU running the sllv commands as well as getting to the output of the ALU, almost 10ns