



# Computer Architecture Lecture 11

### Single-Clock-Cycle Diagram:



## Alternative View – Multiple-Clock-Cycle Diagram



#### MIPS operands

Name	Example	Comments			
	\$s0-\$s7, \$t0-\$t9, \$zero,	Fast locations for data. In MIPS, data must be in registers to perform			
	\$a0-\$a3, \$v0-\$v1, \$gp,	arithmetic. MIPS register \$zero always equals 0. Register \$at is			
	\$fp, \$sp, \$ra, \$at	reserved for the assembler to handle large constants.			
	Memory[0],	Accessed only by data transfer instructions. MIPS uses byte addresses, so			
2 <sup>30</sup> memory	Memory[4],,	sequential words differ by 4. Memory holds data structures, such as arrays,			
	Memory[4294967292]	and spilled registers, such as those saved on procedure calls.			

#### MIPS assembly language

Category	Instruction	Example	Meaning	Comments
Arithmetic	add	add \$s1,\$s2,\$s3	\$s1 = \$s2 + \$s3	Three register operands
	subtract	sub \$s1,\$s2,\$s3	\$s1 = \$s2 - \$s3	Three register operands
	add immediate	addi \$s1,\$s2,100	\$s1 = \$s2 + 100	Used to add constants
	load word	lw \$s1,100(\$s2)	\$s1 = Memory[\$s2 + 100]	Word from memory to register
	store word	sw \$s1,100(\$s2)	Memory[ $$s2 + 100$ ] = $$s1$	Word from register to memory
	load half	1h \$s1,100(\$s2)	\$s1 = Memory[\$s2 + 100]	Halfword memory to register
Data transfer	store half	sh \$s1,100(\$s2)	Memory[ $$s2 + 100$ ] = $$s1$	Halfword register to memory
	load byte	1b \$s1,100(\$s2)	s1 = Memory[s2 + 100]	Byte from memory to register
	store byte	sb \$s1,100(\$s2)	Memory[ $$s2 + 100$ ] = $$s1$	Byte from register to memory
	load upper immed.	lui \$s1,100	\$s1 = 100 * 2 <sup>16</sup>	Loads constant in upper 16 bits
	and	and \$s1,\$s2,\$s3	\$s1 = \$s2 & \$s3	Three reg. operands; bit-by-bit AND
	or	or \$s1,\$s2,\$s3	\$s1 = \$s2   \$s3	Three reg. operands; bit-by-bit OR
	nor	nor \$s1,\$s2,\$s3	\$s1 = ~ (\$s2  \$s3)	Three reg. operands; bit-by-bit NOR
Logical	and immediate	andi \$s1,\$s2,100	\$s1 = \$s2 & 100	Bit-by-bit AND reg with constant
	or immediate	ori \$s1,\$s2,100	\$s1 = \$s2   <b>100</b>	Bit-by-bit OR reg with constant
	shift left logical	s11 \$s1,\$s2,10	\$s1 = \$s2 << 10	Shift left by constant
	shift right logical	srl \$s1,\$s2,10	\$s1 = \$s2 >> 10	Shift right by constant
Conditional branch	branch on equal	beq \$s1,\$s2,25	if ( $\$s1 == \$s2$ ) go to PC + 4 + 100	Equal test; PC-relative branch
	branch on not equal	bne \$s1,\$s2,25	if (\$s1 != \$s2) go to PC + 4 + 100	Not equal test; PC-relative
	set on less than	slt \$s1,\$s2,\$s3	if (\$s2 < \$s3) \$s1 = 1; else \$s1 = 0	Compare less than; for beq, bne
	set less than immediate	slti \$s1,\$s2,100	if $(\$s2 < 100) \$s1 = 1$ ; else $\$s1 = 0$	Compare less than constant
	jump	j 2500	go to 10000	Jump to target address
Uncondi- tional jump	jump register	jr \$ra	go to \$ra	For switch, procedure return
	jump and link	jal 2500	\$ra = PC + 4; go to 10000	For procedure call





#### **CONTROL HAZARDS**

So, we've looked at two possible solutions:

- Assuming branch not taken.
  - Easy to implement.
  - High cost three stalls if wrong.
- Performing branching in the ID stage.
  - Harder to implement must add forwarding and hazard control earlier.
  - Lower cost one stall if branch is taken.

We have another solution we can try: branch prediction.




## CONTROL HAZARDS

In branch prediction, we attempt to predict the branching decisions and act accordingly.

When we assumed the branch wasn't taken, we were making a simple static prediction. Luckily, the performance cost on a 5-stage pipeline is low but on a deeper pipeline with many more stages, that could be a huge performance cost!


In dynamic branch prediction, we look up the address of the instruction to see if the branch was taken last time. If so, we will predict that the branch will be taken again and optimistically fetch the instructions from the branch target rather than the subsequent instructions.

#### **Branch Prediction**




#### **Branch Prediction**

- Useful for program loops.
- A one-bit prediction scheme: a one-bit buffer carries a "history bit" that tells what happened on the last branch instruction
  - History bit = 1, branch was taken
  - History bit = 0, branch was not taken



#### Branch Prediction for a Loop

Execution of Instruction d




Execu	Old hist. bit	Next instr.			New	Predi
-tion seq.		Pred.	ı	Act.	hist. bit	ction
1	0	е	1	_b	_ 1	Bad
2	1 🕶	b	2	b	_ 1	Good
3	1 -	b	3	b	_ 1	Good
4	1 -	b	4	b_	1	Good
5	1	- 7b -	5	b_	1	Good
6	14-	- b -	6	b_	_1	Good
7	1 -	b	7	b	_ 1	Good
8	1 -	b	8	_b	_1	Good
9	1	b	9	_b	1	Good
10	1 1	b	10	е	0	Bad

h.bit = 0 branch not taken, h.bit = 1 branch taken.

#### **Prediction Accuracy**

- One-bit predictor:
  - 2 errors out of 10 predictions
  - Prediction accuracy = 80%
- To improve prediction accuracy, use twobit predictor:
  - A prediction must be wrong twice before it is changed

#### Branch Prediction for a Loop



#### **Execution of Instruction 4**

Execu	Old Pred. Buf	Next instr.			New	Predi
-tion seq.		Pred.	1	Act.	pred. Buf	ction
1	10	2	1	_2	-11	Good
2	11 🛨	2	2	2	11	Good
3	11 🛨	- 2	3	_2	-11	Good
4	11 🕇	2	4	_2	-11	Good
5	11 🛨	2	5	_2	-11	Good
6	11 🛨	2	6	_2	. –11	Good
7	11 🛨		7	2	_11	Good
8	11 🛨	- 2	8	_2	-11	Good
9	11 🕇	2	9	_2	-11	Good
10	11 🛨	2	10	5	10	Bad