

Computer Architecture Lecture 15

8 bytes cache 64 bytes main mem. 6 bits main mem address


Tag Index Byte Offset

Block size 2 bytes

Cache rows=
CacheSize/(Associativity*BlockSize)
IndexBits=log2(CacheRows)
4 rows
2 bits index

CPU calls for addresses:

0, 2,15,9, 12, 25, 31, 8, 22, 26, 63, so on..



be (14, 15) or (15, 16)??

method1: Calculate it from start with 2 block size of two bytes... first block
(0,1), (2,3), (4,5),... (14,15),... and (62, 63) the last block..

method2: Write the number in binary 001111... ignore byte offset bits..,
remaining number is 00111 which is decimal 7??

multiplying this decimal 7 with block size will give you starting address of block... 7* 2= 14.. the block containg (15) starts from address (14)..

Direct memory mapped...



Consider the main memory of 32 byte size. Here is the series of address references generated sequentially by CPU are: 0,1,2,3,4,5,6,7,0,1,2,8,10,15,12. Assuming cache size is 8 bytes, initially empty, and Block size is 1-byte, Fill the data in Cache lines and calculate the Hit Rate, for the fully associative cache using Least Recently Used (LRU) replacement policy.

Clearly label the data that is replaced in Cache lines.

Table 1: main memory 32 bytes size

Following is the Table of Fully Associative Cache.

Index	Tag	Data
000		
001		
010		
011		
111		

Address	Data
00000	A0
00001	A1
00010	A2
00011	A3
-	
-	
	-
-	
11111	A31

.