This section describes the available arithmetic opcodes/mnemonics and their corresponding operations.

All arithmetic instructions accept **only a single operand**.

The other operand, as well as the destination, is taken from one of the Link registers:

```
L0, L1, L2, L3.
```



See: Register Reference – Link Registers

3 Addition

The following opcodes are used for **addition**:

- ADDI Add Signed Integer
- ADDU Add Unsigned Integer
- ADDF Add Floating Point

??? abstract "ADDI — Add Signed Integer"

```
=== "Properties"
    | Property | Value
    |-----|
   | **Operand Type**| Signed 64-bit integer | | **Destination** | `12` (implicit)
    | **Destination** | `L2` (implicit)
=== "Algorithm"
    . . .
   L2 = L2 + <signed_imm>
   L2 = L2 + \langle reg_val \rangle
   L2 = L2 + < const >
=== "Example"
      ; imm +ve
       ADDI 1
       ; imm -ve
       ADDI -123
       ; reg val
       ADDI val(QT)
       ; const
       ADDI SOME_CONST_VAL
```

??? abstract "ADDU — Add Unsigned Integer"

```
=== "Properties"
   | Property | Value
   |-----|
   | **Operand Type**| Unsigned 64-bit value
   | **Destination** | `L3` (implicit)
=== "Algorithm"
   . . .
   L3 = L3 + <unsigned_imm>
   L3 = L3 + \langle reg\_val \rangle
   L3 = L3 + < const >
=== "Example"
      ; imm +ve
      ADDU 1
      ; reg val
      ADDU val(QT)
      ; const
      ADDU SOME_CONST_VAL
```

??? abstract "ADDF — Add Float value"

```
=== "Example"
       ; imm float
       ADDF 3.14
       ; reg val
       ADDF val(QT)
        ; const
       ADDF SOME_CONST_VAL
```

| Opcode | Code | Operand Count | Opernads | Description | |SUBI|| |MULI||

|DIVI||

|MODI||

|ADDU||

|SUBU||

| MULU ||

|DIVU||

|MODU||

|ADDF||

|SUBF||

|MULF||

|DIVF||