

This section describes the available arithmetic **opcodes/mnemonics** and their corresponding operations.

All arithmetic instructions accept **only a single operand**.

The **other operand**, as well as the **destination**, is taken from one of the **Link registers**:

**L0, L1, L2, L3**.

🔗 See: [Register Reference – Link Registers](#)

## 1 2 3 4 Addition

The following opcodes are used for **addition**:

- **ADDI** — Add Signed Integer
- **ADDU** — Add Unsigned Integer
- **ADDf** — Add Floating Point

??? abstract "ADDI — *Add Signed Integer*"

=== "Properties"

Property	Value
-----	-----
<b>**Opcode**</b>	13
<b>**Type**</b>	Arithmetic
<b>**Operand Type**</b>	Signed 64-bit integer
<b>**Destination**</b>	`L2` (implicit)

=== "Algorithm"

...

L2 = L2 + <signed\_imm>

L2 = L2 + <reg\_val>

L2 = L2 + <const>

...

=== "Example"

...

; imm +ve

ADDI 1

; imm -ve

ADDI -123

; reg val

ADDI val(QT)

; const

ADDI SOME\_CONST\_VAL

...

??? abstract "ADDU — *Add Unsigned Integer*"

=== "Properties"

Property	Value
-----	-----
**Opcode**	18
**Type**	Arithmetic
**Operand Type**	Unsigned 64-bit value
**Destination**	`L3` (implicit)

=== "Algorithm"

...

L3 = L3 + <unsigned\_imm>

L3 = L3 + <reg\_val>

L3 = L3 + <const>

...

=== "Example"

...

; imm +ve

ADDU 1

; reg val

ADDU val(QT)

; const

ADDU SOME\_CONST\_VAL

...

??? abstract "ADDF — *Add Float value*"

=== "Properties"

Property	Value
-----	-----
**Opcode**	23
**Type**	Arithmetic
**Operand Type**	64-bit float value
**Destination**	`L1` (implicit)

=== "Algorithm"

...

L1 = L1 + <float>

L1 = L1 + <reg\_val>

L1 = L1 + <const>

```

    ...

=== "Example"

    ...

        ; imm float
        ADDF 3.14
        ; reg val
        ADDF val(QT)
        ; const
        ADDF SOME_CONST_VAL

    ...

```

---

Opcode	Code	Operand Count	Opernads	Description
SUBI				
MULI				
DIVI				
MODI				
ADDU				
SUBU				
MULU				
DIVU				
MODU				
ADDF				
SUBF				
MULF				
DIVF				