### 7.4 GPIO registers

This section gives a detailed description of the GPIO registers.

For a summary of register bits, register address offsets and reset values, refer to Table 28.

The GPIO registers can be accessed by byte (8 bits), half-words (16 bits) or words (32 bits).

#### 7.4.1 GPIO port mode register (GPIOx MODER) (x = A...H)

Address offset: 0x00

Reset values:

0x0A800 0000 for port A

0x0000 0280 for port B

0x0000 0000 for other ports

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MODE	R15[1:0]	MODER	R14[1:0]	MODE	R13[1:0]	MODER	R12[1:0]	MODE	R11[1:0]	MODER	R10[1:0]	MODE	R9[1:0]	MODE	R8[1:0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MODE	R7[1:0]	MODE	R6[1:0]	MODE	R5[1:0]	MODE	R4[1:0]	MODE	R3[1:0]	MODE	R2[1:0]	MODE	R1[1:0]	MODE	R0[1:0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 2y:2y+1 **MODERy[1:0]:** Port x configuration bits (y = 0..15)

These bits are written by software to configure the I/O direction mode.

00: Input (reset state)

01: General purpose output mode

10: Alternate function mode

11: Analog mode

# 7.4.2 GPIO port output type register (GPIOx\_OTYPER) (x = A...H)

Address offset: 0x04

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OT15	OT44	OT13	OT12	OT11	OT10	ОТ9	OT8	OT7	OT6	OT5	OT4	OT3	OT2	OT1	OT0
0113	OT14	0113	0112	0111	0110	019	010	017	010	013	014	013	012	011	010

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **OTy**: Port x configuration bits (y = 0..15)

These bits are written by software to configure the output type of the I/O port.

0: Output push-pull (reset state)

1: Output open-drain

4

RM0402 Rev 6 179/1163

## 7.4.3 GPIO port output speed register (GPIOx\_OSPEEDR) (x = A...H)

Address offset: 0x08

Reset values:

0x0C00 0000 for port A

0x0000 00C0 for port B

0x0000 0000 for other ports

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	EDR15 :0]		EDR14 :0]		EDR13 :0]	OSPEI [1:	EDR12 :0]		EDR11 :0]		EDR10 :0]		EDR9 :0]	OSPE [1:	EDR8 :0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OSPEE	DR7[1:0]	OSPEE	DR6[1:0]	OSPEE			DR4[1:0]	OSPEE	DR3[1:0]	OSPEE	DR2[1:0]		EDR1 :0]		EDR0 0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 2y:2y+1 **OSPEEDRy[1:0]:** Port x configuration bits (y = 0..15)

These bits are written by software to configure the I/O output speed.

00: Low speed

01: Medium speed

10: Fast speed

11: High speed

Note: Refer to the product datasheets for the values of OSPEEDRy bits versus  $V_{DD}$  range and external load.

## 7.4.4 GPIO port pull-up/pull-down register (GPIOx\_PUPDR) (x = A...H)

Address offset: 0x0C

Reset values:

0x6400 0000 for port A

0x0000 0100 for port B

• 0x0000 0000 for other ports

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PUPDF	R15[1:0]	PUPDF	R14[1:0]	PUPDF	R13[1:0]	PUPDF	R12[1:0]	PUPDF	R11[1:0]	PUPDF	R10[1:0]	PUPDI	R9[1:0]	PUPDI	R8[1:0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PUPDI	R7[1:0]	PUPDI	R6[1:0]	PUPDI	R5[1:0]	9 6 PUPDR4[1:0]		PUPDI	R3[1:0]	PUPDI	R2[1:0]	PUPDI	R1[1:0]	PUPDI	R0[1:0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 2y:2y+1 **PUPDRy[1:0]:** Port x configuration bits (y = 0..15)

These bits are written by software to configure the I/O pull-up or pull-down

00: No pull-up, pull-down

01: Pull-up 10: Pull-down

11: Reserved



180/1163 RM0402 Rev 6

#### 7.4.5 GPIO port input data register (GPIOx\_IDR) (x = A...H)

Address offset: 0x10

Reset value: 0x0000 XXXX (where X means undefined)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IDR15	IDR14	IDR13	IDR12	IDR11	IDR10	IDR9	IDR8	IDR7	IDR6	IDR5	IDR4	IDR3	IDR2	IDR1	IDR0
	1				İ										

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **IDRy**: Port input data (y = 0..15)

These bits are read-only and can be accessed in word mode only. They contain the input value of the corresponding I/O port.

#### 7.4.6 GPIO port output data register (GPIOx\_ODR) (x = A...H)

Address offset: 0x14

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 ODR15	1	-	12 ODR12		10 ODR10	9 ODR9	8 ODR8	7 ODR7	6 ODR6	5 ODR5	4 ODR4	3 ODR3	2 ODR2	1 ODR1	0 ODR0

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **ODRy**: Port output data (y = 0..15)

These bits can be read and written by software.

Note: For atomic bit set/reset, the ODR bits can be individually set and reset by writing to the

 $GPIOx_BSRR$  register (x = A...H).

#### 7.4.7 GPIO port bit set/reset register (GPIOx\_BSRR) (x = A...H)

Address offset: 0x18

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
BR15	BR14	BR13	BR12	BR11	BR10	BR9	BR8	BR7	BR6	BR5	BR4	BR3	BR2	BR1	BR0
w	w	w	w	w	w	w	w	W	w	W	W	W	W	W	w
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 BS15	14 BS14	13 BS13	12 BS12	11 BS11	10 BS10	9 BS9	8 BS8	7 BS7	6 BS6	5 BS5	4 BS4	3 BS3	2 BS2	1 BS1	0 BS0

RM0402 Rev 6 181/1163

Bits 31:16 **BRy:** Port x reset bit y (y = 0..15)

These bits are write-only and can be accessed in word, half-word or byte mode. A read to these bits returns the value 0x0000.

0: No action on the corresponding ODRx bit

1: Resets the corresponding ODRx bit

Note: If both BSx and BRx are set, BSx has priority.

Bits 15:0 **BSy:** Port x set bit y (y= 0..15)

These bits are write-only and can be accessed in word, half-word or byte mode. A read to these bits returns the value 0x0000.

0: No action on the corresponding ODRx bit

1: Sets the corresponding ODRx bit

### 7.4.8 GPIO port configuration lock register (GPIOx\_LCKR) (x = A...H)

This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU or peripheral reset.

Note:

A specific write sequence is used to write to the GPIOx\_LCKR register. Only word access (32-bit long) is allowed during this write sequence.


Each lock bit freezes a specific configuration register (control and alternate function registers).

Address offset: 0x1C

Reset value: 0x0000 0000

Access: 32-bit word only, read/write register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	LCKK
															rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 LCK15	14 LCK14	13 LCK13	1	11 LCK11	10 LCK10	9 LCK9	8 LCK8	7 LCK7	6 LCK6	5 LCK5	4 LCK4	3 LCK3	2 LCK2	1 LCK1	0 LCK0



Bits 31:17 Reserved, must be kept at reset value.

#### Bit 16 LCKK[16]: Lock key

This bit can be read any time. It can only be modified using the lock key write sequence.

0: Port configuration lock key not active

1: Port configuration lock key active. The GPIOx\_LCKR register is locked until an MCU reset or a peripheral reset occurs.

LOCK key write sequence:

WR LCKR[16] = '1' + LCKR[15:0]

WR LCKR[16] = '0' + LCKR[15:0]

WR LCKR[16] = '1' + LCKR[15:0]

RD LCKR

RD LCKR[16] = '1' (this read operation is optional but it confirms that the lock is active)

Note: During the LOCK key write sequence, the value of LCK[15:0] must not change.

Any error in the lock sequence aborts the lock.

After the first lock sequence on any bit of the port, any read access on the LCKK bit will return '1' until the next CPU reset.

Bits 15:0 **LCKy:** Port x lock bit y (y=0..15)

These bits are read/write but can only be written when the LCKK bit is '0.

0: Port configuration not locked

1: Port configuration locked

#### 7.4.9 GPIO alternate function low register (GPIOx\_AFRL) (x = A...H)

Address offset: 0x20

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	AFRL	.7[3:0]	_		AFRL	6[3:0]			AFRL	.5[3:0]			AFRL	4[3:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	AFRL	.3[3:0]	_		AFRL	2[3:0]			AFRL	.1[3:0]			AFRL	.0[3:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:0 **AFRLy:** Alternate function selection for port x bit y (y = 0..7)

These bits are written by software to configure alternate function I/Os

AFRLy selection:

0000: AF0	1000: AF8
0001: AF1	1001: AF9
0010: AF2	1010: AF10
0011: AF3	1011: AF11
0100: AF4	1100: AF12
0101: AF5	1101: AF13
0110: AF6	1110: AF14
0111: AF7	1111: AF15

4

RM0402 Rev 6 183/1163

# 7.4.10 GPIO alternate function high register (GPIOx\_AFRH) (x = A...H)

Address offset: 0x24

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	AFRH	15[3:0]			AFRH′	14[3:0]			AFRH	13[3:0]			AFRH	12[3:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	AFRH	11[3:0]		AFRH10[3:0]					AFRH	19[3:0]			AFRH	18[3:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:0 **AFRHy:** Alternate function selection for port x bit y (y = 8..15)

These bits are written by software to configure alternate function I/Os

AFRHy selection:

1000: AF8 0000: AF0 0001: AF1 1001: AF9 0010: AF2 1010: AF10 0011: AF3 1011: AF11 0100: AF4 1100: AF12 0101: AF5 1101: AF13 0110: AF6 1110: AF14 0111: AF7 1111: AF15

#### 7.4.11 GPIO register map

The following table gives the GPIO register map and the reset values.

Table 28. GPIO register map and reset values

Offset	Register	31	30	29	28	27 26	25	24	23	21	20	19	18	17	16	15	13	12	<del>-</del> 5	2 6	∞	7	9	2	4	3	- 0	0
0x00	GPIOA_ MODER	MODER15[1:0]		MODER14[1:0]		MODER13[1:0]	MODER12[1:0]		MODER11[1:0]	MODER10[1-0]		MODER9[1:0]		MODER8[1:0]		MODER7[1:0]	MODER6[1-0]		MODER5[1:0]		MODER4[1:0]	MODER3[1:0]		MODER2[1:0]		MODER1[1:0]	MODER0[1:0]	
	Reset value	0	0	0	0	1 1	0	0	0 0	0	0	0	0	0	0	0 0	0	0	0 (	0	0	0	0	0	0	0 0	0 (	0
0x00	GPIOB_ MODER	MODER15[1:0]		MODER14[1:0]		MODER13[1:0]	MODER12[1:0]		MODER11[1:0]	MODER 10[1-0]		MODER9[1:0]		MODER8[1:0]		MODER7[1:0]	MODER6[1:0]		MODER5[1:0]	10.131.01	MODER4[1:0]	MODER3[1:0]		MODER2[1:0]		MODER1[1:0]	MODER0[1:0]	
	Reset value	0	0	0	0	0 0	0	0	0 0	0	0	0	0	0	0	0 0	0	0	0 (	1	0	1	0	0	0	0 0	0 (	0
0x00	GPIOx_MODER (where x = CH)	MODER15[1:0]		MODER14[1:0]		MODER13[1:0]	MODER12[1:0]	, , , , , , , , , , , , , , , , , , , ,	MODER11[1:0]	MODER 10[1-0]	[6:1]61.13	MODER9[1:0]	Fo: - 100 III	MODER8[1:0]		MODER7[1:0]	MODER6[1-0]	[o:-]o:-	MODER5[1:0]		MODER4[1:0]	MODER3[1:0]	[o ]o	MODER2[1:0]		MODER1[1:0]	MODER0[1:0]	
	Reset value	0	0	0	0	0 0	0	0	0 0	0	0	0	0	0	0	0 0	0	0	0 (	0	0	0	0	0	0	0 0	0 (	0



Table 28. GPIO register map and reset values (continued)

Offset	Register	31	30	29	28	27	26	25	24	23	22	21		19	18	17	16	15	14	13	12	7	10	6	&	7	9	ıç,	4	က	7	_	0						
0x04	GPIOx_ OTYPER (where x = AH)	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	OT15	OT14	o 0T13	OT12	o 0T11	OT10	ОТ9	OT8	OT7	OT6	o 0T5	o 0T4			o 0T1	OT0						
0x08	GPIOx_ OSPEEDR (where x = CH)	OSPEEDR15[1:0]		0.01	OSPEEDR 14[1:0]	OSPEEDR13[1:0]		OSPEEDR12[1:0]		OSPEEDR11[1:0]		OSPEEDR10[1:0] -		OSPEEDR9[1:0]		OSPEEDR8[1:0]		OSPEEDR7[1:0]			OSPEEDR6[1:0]		OSPEEDR5[1:0]		OSPEEDR4[1:0]		OSPEEDR3[1:0]		OSPEEDKZ[1:0]	OSPEEDR1[1:0] -		OSPEEDR0[1:0]							
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0						
0x08	GPIOA_ OSPEEDER	OSPEEDR15[1:0]		OSPEEDR14[1:0]		OSPEEDB13[1:0]		OSPEEDR12[1:0]		OSPEEDR11[1:0]		OSPEEDB10[1:0]	OSPEEDR10[1:0]		OSF EEDNS[1.0]	10.1190	OSPEEDRO[1:0]	OSPEEDR7[1:0]		OSPEEDB6[1:0]		OSPEEDB5[1:0]		OSPEEDB4[1:0]	0.01 FEDIV4[1:0]	OSPEEDB3[1:0]	OSF EEDNS[1.0]	1	OSPEEDRZ[1:0]	OSPEEDR1[1:0]		OSPEEDR0[1:0]	•						
	Reset value	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0						
0x08	GPIOB_ OSPEEDR	OSPEEDR15[1:0]		OSPEEDR14[1:0]		OSPEEDR13[1:0]		OSPEEDR12[1:0]		OSPEEDR11[1:0]		OSPEEDR10[1:0]		OSPEEDR9[1:0]		0.01	OSPEEDR8[1:0]		[c:.]	OSPEEDR6[1:0]		OSPEEDR5[1:0]		OSPEEDR4[1:0]		OSPEEDR3[1:0]		OSPEEDR2[1:0]		OSPEEDR1[1:0]		OSPEEDR0[1:0]							
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0						
0x0C	GPIOA_PUPDR	PUPDR15[1:0]		[0:1]4 XUTUT	PUPDR13[1:0]		PUPDR12[1:0]		PUPDR11[1:0]		PUPDR10[1:0]		PUPDR9[1:0] -		נסיום	rururol	PI IPDR711-01	PUPDR7[1:0]		PUPDR6[1:0]		PUPDR5[1:0]		PUPDR4[1:0]		PUPDR3[1:0]		PUPDR2[1:0]			PUPDR0[1:0]								
	Reset value	0 1		1 0		0 1		0 0		0 0		0 0		0 0		0 0		0 0		0 0		0 0		0	0	0	0 0		0	0 0		0	0						
0x0C	GPIOB_PUPDR	PUPDR15[1:0]		PUPDR14[1:0]		PUPDR13[1:0]		PUPDR12[1:0]		PUPDR11[1:0]		PI IPDP1011-01	PUPDR10[1:0]		PUPDR10[1:0]		PUPDR10[1:0]		PUPDR10[1:0]		[0:1]gvi2]	יסי 19	PUPURO I.U.	PI IPDR711-01		PI IPDR611-01		PI IPDR511-01		PI IPDR411-01	[o:-]t-\lo	DI IDDD 214-01	[0:1]cAD 101		PUPDRZ[1:0]	PUPDR1[1:0]		PUPDR0[1:0]	
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0						
0x0C	GPIOx_PUPDR (where x = CH)	PUPDR15[1:0]		PUPDR14[1:0]		PUPDR13[1:0]		PUPDR12[1:0]		PUPDR11[1:0]		_	PUPDR10[1:0]		PUPDR9[1:0]		PUPDR8[1:0]		[o:-] & [o:-]	PUPDR6[1:0]		PUPDR5[1:0]		(	PUPDR4[1:0]		[0.1]eAGTOT	PUPDR2[1:0]		PUPDR1[1:0]		PUPDR0[1:0]	•						
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0						
0x10	GPIOx_IDR (where x = AH)	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		IDR14		IDR12	_			IDR8	IDR7		IDR5	IDR4				IDR0						
	Reset value																	Х	х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	х	Х		Х						
0x14	GPIOx_ODR (where x = AH)	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		oDR14		oDR12		_			ODR7		oDR5		odera			ODE						
	Reset value	2	4	3	2	_	C	_			_	<u> </u>		_	<u>.</u>	_	L	0	0 4	3	2 0	0	0 (	0	0	0	0	0	1		. +		0						
0x18	GPIOx_BSRR (where x = AH) Reset value	o BR15	o BR14	o BR13	o BR12	o BR11	o BR10	o BR9	o BR8	o BR7	o BR6	o BR5	o BR4	o BR3	o BR2	o BR1	o BR0	o BS15	o BS14	o BS13	o BS12	o BS11	o BS10	o BS9	o BS8	o BS7	o BS6	o BS5					o BS0						
		Ľ	Ľ	Ľ	Ľ	Ľ	Ľ	Ľ		Ľ	Ľ	Ľ	Ľ	Ľ		<u> </u>		<u> </u>	Ľ	<u> </u>	Ľ	Ľ	,	<u> </u>	Ľ		Ľ		Ľ	ا ٽا		ŭ	ت						



RM0402 Rev 6 185/1163

Table 28. GPIO register map and reset values (continued)

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	3	2	1	0
0x1C	GPIOx_LCKR (where x = AH)	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	LCKK	LCK15	LCK14	LCK13	LCK12	LCK11	LCK10	LCK9	LCK8	LCK7	LCK6	LCK5	LCK4	LCK3	LCK2	LCK1	LCK0
	Reset value																0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x20	GPIOx_AFRL (where x = AH)	Α	FRL	7[3:	0]	Al	FRL	6[3:	0]	Al	FRL	.5[3	:0]	Al	AFRL4[3:0]			Al	FRL	3[3:	0]	Al	FRL	2[3:	:0]	Α	FRL	.1[3:	0]	Al	FRL	0[3:	.0]
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x24	GPIOx_AFRH (where x = AH)	AF	RH	15[3	3:0]	AFRH14[3:0]				AFRH13[3:0				AF	RH	12[3	2[3:0]		AFRH11[3:		:0]	AF	RH	10[3	3:0]	Al	FRH	19[3	[0]	AF	RH	8[3	:0]
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Refer to Section 2.2 on page 49 for the register boundary addresses.

