

## Design made by the team comprising of:

- Mayank Gupta, 210101002
- Ayush Joshi, 210100036
- Soham Rahul Inamdar, 210100149
- Harsh Amit Shah, 210100063

### ADD:

S1: Fetching instruction

PC $\rightarrow$ Mem_Address	Memory Read
Mem_Data $\rightarrow$ T1	T1-Enable
PC $\rightarrow$ ALU-A	ADD
+2 $\rightarrow$ ALU-B	
ALU-C $\rightarrow$ PC	PC enable
if $((!Z \text{ and } T1_0) \text{ or } (!C \text{ and } T1_1) = 1)$ then Back to S1	

S3: Understand and read operands

$T1_{11-9} \rightarrow$ RF-A1	T2-Enable
$T1_{8-6} \rightarrow$ RF-A2	T3-Enable
RF-D1 $\rightarrow$ T2	
RF-D2 $\rightarrow$ T3	

S6: Execution

$T2 \rightarrow$ ALU-A	
$T3 \rightarrow$ ALU-B	
ALU-C $\rightarrow$ T2	ADD
if $(TL_{15} = 0)$ then ALU-zero $\rightarrow$ Z	Set zero flag
if $(T1_{15-12} = 0000)$ then ALU-carry $\rightarrow$ C	Set carry flag

S13: Store

$T2 \rightarrow$ RF-D3	RFW-Enable
$T1_{5-3} \rightarrow$ RF-A3	

### ADC:

S1: Fetching instruction

PC $\rightarrow$ Mem_Address	Memory Read
Mem_Data $\rightarrow$ T1	T1-Enable
PC $\rightarrow$ ALU-A	ADD
+2 $\rightarrow$ ALU-B	
ALU-C $\rightarrow$ PC	PC enable
if $((!Z \text{ and } T1_0) \text{ or } (!C \text{ and } T1_1) = 1)$ then Back to S1	

S3: Understand and read operands

$T1_{11-9} \rightarrow$ RF-A1	T2-Enable
$T1_{8-6} \rightarrow$ RF-A2	T3-Enable
RF-D1 $\rightarrow$ T2	
RF-D2 $\rightarrow$ T3	

S6: Execution

$T2 \rightarrow$ ALU-A	
$T3 \rightarrow$ ALU-B	
ALU-C $\rightarrow$ T2	ADD
if $(TL_{15} = 0)$ then ALU-zero $\rightarrow$ Z	Set zero flag
if $(T1_{15-12} = 0000)$ then ALU-carry $\rightarrow$ C	Set carry flag

S13: Store

$T2 \rightarrow$ RF-D3	RFW-Enable
$T1_{5-3} \rightarrow$ RF-A3	

### ADZ:

S1: Fetching instruction

PC $\rightarrow$ Mem_Address	Memory Read
Mem_Data $\rightarrow$ T1	T1-Enable

PC $\rightarrow$ ALU-A	ADD
+2 $\rightarrow$ ALU-B	
ALU-C $\rightarrow$ PC	PC enable
if $((!Z \text{ and } T1_0) \text{ or } (!C \text{ and } T1_1) = 1)$ then Back to S1	

S3: Understand and read operands

$T1_{11-9} \rightarrow$ RF-A1	T2-Enable
$T1_{8-6} \rightarrow$ RF-A2	T3-Enable
RF-D1 $\rightarrow T2$	
RF-D2 $\rightarrow T3$	

S6: Execution

$T2 \rightarrow$ ALU-A	
$T3 \rightarrow$ ALU-B	
ALU-C $\rightarrow T2$	ADD
if $(TL_{15} = 0)$ then ALU-zero $\rightarrow Z$	Set zero flag
if $(T1_{15-12} = 0000)$ then ALU-carry $\rightarrow C$	Set carry flag

S13: Store

$T2 \rightarrow$ RF-D3	RFW-Enable
$T1_{5-3} \rightarrow$ RF-A3	

ADI:

S2: Fetching instruction

PC $\rightarrow$ Mem_Address	Memory Read
Mem_Data $\rightarrow T1$	T1-Enable
PC $\rightarrow$ ALU-A	ADD
+2 $\rightarrow$ ALU-B	
ALU-C $\rightarrow$ PC	PC enable

S4: Understand and read operands

$T1_{11-9} \rightarrow \text{RF-A1}$	T2-Enable
$\text{RF-D1} \rightarrow T2$	

#### S7: Execution

$T2 \rightarrow \text{ALU-A}$	
$T1_{5-0} \rightarrow \text{SE } 10 \rightarrow \text{ALU-B}$	ADD
$\text{ALU-C} \rightarrow T2$	
if ( $\text{TL}_{14} \text{ xor } \text{TL}_{12} = 1$ ) then ALU-zero $\rightarrow Z$	Set zero flag
if ( $\text{!TL}_{14} \cdot T1_{12} = 1$ ) then ALU-carry $\rightarrow C$	Set carry flag

#### S14: Store

$T2 \rightarrow \text{RF-D3}$	RFW-Enable
$T1_{8-6} \rightarrow \text{RF-A3}$	

### NDU:

#### S1: Fetching instruction

$\text{PC} \rightarrow \text{Mem\_Address}$	Memory Read
$\text{Mem\_Data} \rightarrow T1$	T1-Enable
$\text{PC} \rightarrow \text{ALU-A}$	ADD
$+2 \rightarrow \text{ALU-B}$	
$\text{ALU-C} \rightarrow \text{PC}$	PC enable
if ( $(\text{!Z and } T1_0) \text{ or } (\text{!C and } T1_1) = 1$ ) then Back to S1	

#### S3: Understand and read operands

$T1_{11-9} \rightarrow \text{RF-A1}$	T2-Enable
$T1_{8-6} \rightarrow \text{RF-A2}$	T3-Enable
$\text{RF-D1} \rightarrow T2$	
$\text{RF-D2} \rightarrow T3$	

#### S6: Execution

$T2 \rightarrow \text{ALU-A}$	
-------------------------------	--

$T3 \rightarrow \text{ALU-B}$	
$\text{ALU-C} \rightarrow T2$	NAND
if ( $TL_{15} = 0$ ) then $\text{ALU-zero} \rightarrow Z$	Set zero flag
if ( $T1_{15-12} = 0000$ ) then $\text{ALU-carry} \rightarrow C$	Set carry flag

S13: Store

$T2 \rightarrow \text{RF-D3}$	RFW-Enable
$T1_{5-3} \rightarrow \text{RF-A3}$	

### **NDC:**

S1: Fetching instruction

$\text{PC} \rightarrow \text{Mem\_Address}$	Memory Read
$\text{Mem\_Data} \rightarrow T1$	T1-Enable
$\text{PC} \rightarrow \text{ALU-A}$	ADD
$+2 \rightarrow \text{ALU-B}$	
$\text{ALU-C} \rightarrow \text{PC}$	PC enable
if ( $(!Z \text{ and } T1_0) \text{ or } (!C \text{ and } T1_1) = 1$ ) then Back to S1	

S3: Understand and read operands

$T1_{11-9} \rightarrow \text{RF-A1}$	T2-Enable
$T1_{8-6} \rightarrow \text{RF-A2}$	T3-Enable
$\text{RF-D1} \rightarrow T2$	
$\text{RF-D2} \rightarrow T3$	

S6: Execution

$T2 \rightarrow \text{ALU-A}$	
$T3 \rightarrow \text{ALU-B}$	
$\text{ALU-C} \rightarrow T2$	NAND
if ( $TL_{15} = 0$ ) then $\text{ALU-zero} \rightarrow Z$	Set zero flag
if ( $T1_{15-12} = 0000$ ) then $\text{ALU-carry} \rightarrow C$	Set carry flag

S13: Store

$T2 \rightarrow \text{RF-D3}$	RFW-Enable
$T1_{5-3} \rightarrow \text{RF-A3}$	

### **NDZ:**

S1: Fetching instruction

$\text{PC} \rightarrow \text{Mem\_Address}$	Memory Read
$\text{Mem\_Data} \rightarrow T1$	T1-Enable
$\text{PC} \rightarrow \text{ALU-A}$	ADD
$+2 \rightarrow \text{ALU-B}$	
$\text{ALU-C} \rightarrow \text{PC}$	PC enable
if $((!Z \text{ and } T1_0) \text{ or } (!C \text{ and } T1_1) = 1)$ then Back to S1	

S3: Understand and read operands

$T1_{11-9} \rightarrow \text{RF-A1}$	T2-Enable
$T1_{8-6} \rightarrow \text{RF-A2}$	T3-Enable
$\text{RF-D1} \rightarrow T2$	
$\text{RF-D2} \rightarrow T3$	

S6: Execution

$T2 \rightarrow \text{ALU-A}$	
$T3 \rightarrow \text{ALU-B}$	
$\text{ALU-C} \rightarrow T2$	NAND
if $(TL_{15} = 0)$ then ALU-zero $\rightarrow Z$	Set zero flag
if $(T1_{15-12} = 0000)$ then ALU-carry $\rightarrow C$	Set carry flag

S13: Store

$T2 \rightarrow \text{RF-D3}$	RFW-Enable
$T1_{5-3} \rightarrow \text{RF-A3}$	

### **LHI:**

S2: Fetching instruction

PC → Mem_Address	Memory read
Mem_Data → T1	T1-Enable
PC → ALU-A	ADD
+2 → ALU-B	
ALU-C → PC	PC-Enable

S4: Understand and read operands

T1 <sub>11-9</sub> → RF_A1	
RF_D1 → T2	T2-Enable

S8: Execution

T1 <sub>8-0</sub> → T2	T2-Enable
T2 → 7LShifter	Left_Shift_by_7bits
7LShifter → T2	T2-Enable

S19: Store

T2 → RF_D3	RF-WE
T1 <sub>11-9</sub> → RF_A3	

**LW:**

S2: Fetching instruction

PC → Mem_Address	Memory read
Mem_Data → T1	T1-Enable
PC → ALU-A	ADD
+2 → ALU-B	
ALU-C → PC	PC-E

S5: Understand and read operands

T1 <sub>8-6</sub> → RF_A1	
RF_D1 → T2	T2-Enable

### S7: Execution

$T2 \rightarrow \text{ALU-A}$	
$T1_{5-0} \rightarrow \text{SE } 10 \rightarrow \text{ALU-B}$	ADD
$\text{ALU-C} \rightarrow T2$	
if ( $\text{TL}_{14} \text{ xor } \text{TL}_{12} = 1$ ) then $\text{ALU-zero} \rightarrow Z$	Set zero flag
if ( $\text{!TL}_{14} \cdot T1_{12} = 1$ ) then $\text{ALU-carry} \rightarrow C$	Set carry flag

### S16: Load memory into register

$T2 \rightarrow \text{Mem\_Address}$	MRD
$\text{Mem\_Data} \rightarrow T2$	T2-E

### S19: Store

$T2 \rightarrow \text{RF\_D3}$	
$T1_{11-9} \rightarrow \text{RF\_A3}$	RF-WE

## **SW:**

### S2: Fetching instruction

$\text{PC} \rightarrow \text{Mem\_Address}$	Memory read
$\text{Mem\_Data} \rightarrow T1$	T1-Enable
$\text{PC} \rightarrow \text{ALU-A}$	ADD
$+2 \rightarrow \text{ALU-B}$	
$\text{ALU-C} \rightarrow \text{PC}$	PC-E

### S3: Understand and read operands

$T1_{8-6} \rightarrow \text{RF\_A1}$	
$\text{RF\_D1} \rightarrow T2$	T2-Enable
$T1_{11-9} \rightarrow \text{RF\_A2}$	
$\text{RF\_D2} \rightarrow T3$	

### S7: Execution

$T2 \rightarrow \text{ALU-A}$	
-------------------------------	--



$T1_{5-0} \rightarrow \text{SE } 10 \rightarrow \text{ALU-B}$	ADD
$\text{ALU-C} \rightarrow T2$	
if ( $\text{TL}_{14} \text{ xor } \text{TL}_{12} = 1$ ) then $\text{ALU-zero} \rightarrow Z$	Set zero flag
if ( $\text{!TL}_{14} \cdot T1_{12} = 1$ ) then $\text{ALU-carry} \rightarrow C$	Set carry flag

S17: Store value to memory

$T2 \rightarrow \text{Mem\_Address}$	Memory write
$T3 \rightarrow \text{Mem\_Data}$	

S19: Store

$T1_{11-9} \rightarrow \text{RF\_A3}$	RF-WE
$T2 \rightarrow \text{RF\_D3}$	

## **LM:**

S2: Fetching instruction

$\text{PC} \rightarrow \text{Mem\_Address}$	Memory read
$\text{Mem\_Data} \rightarrow T1$	T1-Enable
$\text{PC} \rightarrow \text{ALU-A}$	ADD
$+2 \rightarrow \text{ALU-B}$	
$\text{ALU-C} \rightarrow \text{PC}$	PC-E

S4: Understand and read operands

$T1_{11-9} \rightarrow \text{RF\_A1}$	
$\text{RF\_D1} \rightarrow T2$	T2-Enable

S9: Execution

For loop i (0 to 7){ If ( $T1_i = 1$ ) then $T2 \rightarrow \text{Memory\_address}$ $\text{Memory\_data} \rightarrow T3$ $R(i) \rightarrow \text{RF\_A3}$	Used for loop to check which bit is 1. If the bit is 1, we need to load the memory of address stored in T2.
---	--

T3 → RF_D3 T2 → ALU-A +2 → ALU-B ALU-C → T2 }	If for loop isn't possible to fabricate on the FPGA board, then 32 states will have to be defined.
---	--

### **SM:**

S2: Fetching instruction

PC → Mem_Address	Memory read
Mem_Data → T1	T1-Enable
PC → ALU-A	ADD
+2 → ALU-B	
ALU-C → PC	PC-E

S4: Understand and read operands

T1 <sub>11-9</sub> → RF_A1	
RF_D1 → T2	T2-Enable

S10: Execution

For loop i (0 to 7){ If (T1 <sub>i</sub> = 1) then R(i) → RF_A1 RF_D1 → T3 T2 → Memory_address T3 → Memory_data T2 → ALU-A +2 → ALU-B ALU-C → T2 }	Used for loop to check which bit is 1. If the bit is 1, we need to store the value of R(i) in the memory of address stored in T2. If for loop isn't possible to fabricate on the FPGA board, then 32 states will have to be defined.
---	--

### **BEQ:**

S2: Fetching instruction

PC → Mem_Address	Memory read
Mem_Data → T1	T1-Enable
PC → ALU-A	ADD
+2 → ALU-B	
ALU-C → PC	PC-E

S3: Understand and read operands

$T1_{11-9} \rightarrow RF\_A1$	
$RF\_D1 \rightarrow T2$	T2-Enable
$T1_{8-6} \rightarrow RF\_A2$	
$RF\_D2 \rightarrow T3$	

S6: Execution

$T2 \rightarrow ALU-A$	
$T3 \rightarrow ALU-B$	
$ALU-C \rightarrow T2$	SUBTRACT
if ( $TL_{15} = 0$ ) then $ALU-zero \rightarrow Z$	Set zero flag
if ( $T1_{15-12} = 0000$ ) then $ALU-carry \rightarrow C$	Set carry flag

S18: Update PC

$PC+4 \rightarrow ALU\_A$	ADD
$T1_{5-0} \rightarrow SE \rightarrow ALU\_B$	
If (z) then $ALU\_C \rightarrow PC$	

### **JAL:**

S2: Fetching instruction

$PC \rightarrow Mem\_Address$	Memory read
$Mem\_Data \rightarrow T1$	T1-Enable
$PC \rightarrow ALU-A$	ADD
$+2 \rightarrow ALU-B$	
$ALU-C \rightarrow PC$	PC-Enable

S11: Execution

$PC \rightarrow ALU-A$	
$T1_{8-0} \rightarrow SE \rightarrow ALU-B$	
$ALU-C \rightarrow PC$	PC-Enable

T1 <sub>8-0</sub> → T2	T2-Enable
------------------------	-----------

S15: Store

PC → RF_D3	RF-Write Enable
T1 <sub>11-9</sub> → RF_A3	

### **JLR:**

S2: Fetching instruction

PC → Mem_Address	Memory read
Mem_Data → T1	T1-Enable
PC → ALU-A	ADD
+2 → ALU-B	
ALU-C → PC	PC-Enable

S5: Understand and read operands

T1 <sub>8-6</sub> → RF_A1	
RF_D1 → T2	T2-Enable

S12: Execution

PC → ALU-A	
T2 → ALU-B	
ALU-C → PC	PC-Enable

S15: Store

PC → RF_D3	RF-Write Enable
T1 <sub>11-9</sub> → RF_A3	