


## VLSI - Assignment 2 Soham Vaishnau 2022112002 01. (a) NOT max delay = 5.08499 x 10-11 plote & (b) 5-input - ABND deloys attache in pictores (c) 4-input-OR after this page. (d) & 2 - input \_ XOR Oa. 3-NOT-gate Ring Osc out out follows a is complement of A(t) A(++1) = out B(t) = A'(t) flow of bilz. & C(+) = B'(+) = A(+). & out (t) = A'(t).












The plots for Agapice & magic simula have been attached ofter this page. No. the Function of 1 NOT-gate occ. will be be same in terms of input foutput but the periodicity of oscillation increases in case of 3-Not gate asc due to added delay of 3 NOT gates. It is 3 times (nearly lessen in 1-Not gates osc. => less oscillations for 3-inverter osc. than 1-invertex osc for same time frame 03. Truth table A@ 2 Al AO Majority 0 0 0 0 | 1 0 : Y = (A2)(A1)(A0) + (A2)(A1')(A0) + (A2)(A1)(A0)'  $Y = (A2'XA1') \cdot 0 + (A0) [(A1)(A2) + (A1)(A2)]$ 

+ (A2)(A1) 1.



These forms texms in I depect the function of a GXI MUX where Az & Al are select lines AI AZ Trend in delay: - delay incheases with temperature because the CMOS decreas due to increase in V<sub>th</sub> E) cap charges slowly so delay 1. output pics attached after this page. of a number (3 bit - 4th bit signed) in logic if Az (4th bit) = 0 then & S = A 2 , S = A, & S = F if A = I then A2 GA3 A, A01
+ 0 0 1
S3 S1 S0





delay 1 as CIT because (b) delay kend as Cl 7 C = 0.67 RCL 9 CL (FF) delay (s) CL (FF) delay (s)
2 6.74820×10" 12 9.1461×10"1 2 6.74820×10" 14 7-22902×1511 9.5913 x 10" 16 1.0072 x 10 7.75 434 x 10 -11 6 Picc 18 10.579 x 10-10 8 8.2567 x 10" 8.7143 X15" . 20 11.067 x 15-10 0)

this page.

