

Four-Bit ALU

Final Project - VLSI (EC2.201)

Soham Vaishnav

2022112002

soham.vaishnav@research.iiit.ac.in

December 2, 2023

Contents

1	About ALU	2
2	Project - Four-bit ALU	2
3	Building the Individual Blocks	3
3.1	2x4 Decoder and Enabler	3
3.2	Operational Blocks	4
3.2.1	4-bit Adder/Subtractor	4
3.2.2	4-bit Comparator	5
3.2.3	4-bit ANDer	6
4	Tools/Platforms used for Building	7
4.1	Verilog	7
4.2	Ngspice	8
4.3	MAGIC Layout	9
5	Results and Inference	12
5.1	Verilog	12
5.2	Ngspice	13
5.3	MAGIC Layout	14
5.4	Observation based on Images	17
5.5	Delay Analysis	17
6	Appendix-1 Boolean Logic	18
7	Conclusion	20

1 About ALU

ALU stands for **A**rithmetic and **L**ogic **U**nit. As the name suggests, this particular unit in the processor is dedicated to all the tasks that require basic mathematical operations and also the tasks that require manipulation of data using basic binary logic operations. The ALU therefore becomes an extremely crucial component of a CPU.

The structure of an ALU consists of registers, counters and blocks of combinational logic that serves as the basis of all the arithmetic and logic operations. The registers are used to store the data which latches on to the inputs of the ALU as and when required, and all the flow of data within the ALU is controlled by a clock.

One of the most prominent blocks of an ALU is a **MUX** or a **Decoder**. This block of combinational logic helps in enabling the ALU to compute only the operation that has been asked for by the user. It does this by keeping a set of **select lines** that *choose* what function to perform. The choice is realised in the form of an **enable** to that particular arithmetic or logic block of combinational logic. A very crude visualisation of an ALU is given in **Fig.1**.




Figure 1: Basic Design of an ALU

2 Project - Four-bit ALU

The project aims to impart the knowledge of designing a simple 4-bit ALU that performs operations such as Addition, Subtraction, Comparison and ANDing - all applied on two 4-bit numbers. The project also requires us to perform delay analysis on the operations carried out in order to find the maximum or the worst

case delay for each of them.

The tools required to complete the project are -

- **Verilog** - for logic-level coding
- **NGSpice** - for coding gate-level netlist
- **MAGIC** - for designing the layout and verify whether the previously designed gate netlist complies with the resultant layout.

3 Building the Individual Blocks

This section deals with the approach taken to build the individual blocks which when put together, will result into a 4-bit ALU. The reasoning behind a particular design has also been discussed alongside. (**4-bit ALU** block in **Section 6**)

3.1 2x4 Decoder and Enabler

To select a particular function/operation to be performed on the two 4-bit input numbers, as discussed, we need either a MUX or a Decoder.

In this project we make use of a **2x4 Decoder**. We chose this because we have four operations to perform - Addition, Subtraction, Comparison and ANDing - and to use a MUX for this seems over-usage of combinational logic which renders less efficiency. Also, there is no input in the first place except for the select lines and therefore the task can also be completed using a simple Decoder as stated.

The functional aspects of the Decoder used here are as follows - (Note that the select lines are named as **Sel0** and **Sel1**)

Sel0	Sel1	Operation
0	0	Addition
0	1	Subtraction
1	0	Comparison
1	1	ANDing

Table 1: Functional aspects of the Decoder

Now based on the table above we design the Decoder with the following design -




Figure 2: 2x4 Decoder

Inferring from Fig.2, **A0** and **A1** stand for select lines **Sel0** and **Sel1** respectively. Also, logically based on Table 1, **D0** corresponds to **Addition**, **D1** to **Subtraction**, **D2** to **Comparison** and **D3** to **ANDing**. These outputs of the Decoder therefore serve as the *Enables* (**En**) for the functional combinational blocks. Logic can be found in Section 6

Note - We will apply the enables to the output of each operational blocks rather than applying it to the inputs to those blocks. The reasons are discussed below-

- To reduce the number of gates used which will therefore reduce the area of the layout
- By applying enables to the inputs, we will create an issue for the Comparator, especially when it isn't to be used because then all the *effective* inputs to the comparator will be 0 which will basically signal it to output a logic high at the **Eq1**, thereby indicating that the inputs are equal, which is what we do not want when other some other block is under use

3.2 Operational Blocks

In this subsection, we will discuss the designing (combinational logic) of the four functional blocks.

3.2.1 4-bit Adder/Subtractor

Basic idea here is to make a common block for carrying out addition and subtraction simply by a *switching* mechanism which will be driven by the select lines chosen by the user. Reason behind doing this is to primarily reduce the repetition of blocks because subtraction for radix-2 numbers is basically adding the 2's compliment of the subtrahend to the minuend.

The mechanism for taking a 2's compliment of an n-bit number is 2-step process-

- XOR all the bits with 1 which inverts them
- Add 1 to the resultant number

One another design principle that we use for designing a basic adder is making use of full-adders. In our case since we are adding two 4-bit numbers, we make use of four full-adders with the first full-adder having a carry **C0** as an input and the for the remaining full-adders, the carry to those will be the output carry of the immediate previous full-adder. Since we are adding two 4-bit numbers, it is very much likely that we get a 5-bit number as an output, where the 5th bit (or the MSB) will be the output carry of the last full-adder.

Now, we want this same block to work as an adder or as a subtractor based on the select lines that the user chooses. Therefore, based on the subtraction steps discussed earlier and using basic digital logic schemes we note that if we XOR all bits with 1, they get inverted and if we XOR them with 0, they remain the same, and if subtraction is to be performed, we put the first carry as 1 (to get 2's compliment of the subtrahend), otherwise 0. Overall, the first carry will be the bit with which we XOR the bits of the second number. (Section 6)

Keeping these design principles in mind we follow the design as shown in Fig.3. Note that in the figure, **FA** stands for Full-Adder and A_i and B_i are the bits of the two numbers. S_i are the bits of the output and C_i are the carries. C_0 is the first carry which is equal to M - the bit with which we XOR the bits B_i .




Figure 3: 4-bit Adder/Subtractor

3.2.2 4-bit Comparator

The 4-bit Comparator does, as the name suggests, comparison between the two input numbers. The outputs to this block are therefore **Eq**, **Gth** and **Lth** which stand for **Equal**, **Greater-than** and **Less-than** respectively. It is important to note that we compare **B with respect to A** and not otherwise. The logic for comparing A and B for the three conditions stated above is as follows-

- **Eq** - For this purpose we XNOR A_i s and B_i s because according to the truth table of XNOR it returns a logic high when both the inputs are equal. Now, any two binary numbers are equal if all their bits are same, i.e. all the XNORs must return a logic high. And one of the simplest ways to check this is to pass them through a 5-input AND gate (5 because the 5th input will be enable (**En**)) which will return 1 only when all its inputs are 1.
- **Gth** - The logic used here is based on the fact that we compare the numbers at the first bit where they differ. Therefore, it only makes sense to start from the MSB. If MSB of both the numbers are equal then we move to the second bit after MSB. But note that while moving to second bit, we must make sure that the first bits are not equal and therefore we also take their XNOR into consideration. This applies to all the bits except for the MSB because there is no bit before that. And since we are finding whether $A > B$, at every step we AND A_i with B_i^c alongside ANDing with the XNOR of all A_{i-1} and B_{i-1} (again MSB are an exception because no previous bits). Finally we take an OR of the outputs of all the ANDs, which will return a logic high if there is at least 1 bit where $A > B$.
- **Lth** - The logic here is exactly same as the one used for finding **Gth**. The only difference will be in the inputs given to the AND gates, where instead of A_i and B_i^c , we now give A_i^c and B_i . The rest remains same.

Note that as done for **Eq**, we AND the final outputs of **Gth** and **Lth** (after ORing the outputs from individual ANDs) with **En** that will be the output **D2** of the decoder.

Interestingly, by applying Enable at the output end helps us eliminate the confusion regarding the numbers being equal that would otherwise have persisted

had we applied it at the input end. The logic-netlist for the same has been shown in [Fig.4](#). Logic can be found in [Section 6](#).




Figure 4: 4-bit Comparator

3.2.3 4-bit ANDer

This is the simplest of all blocks in terms of its combinational logic. As the name suggests, we simply have to AND all the bits A_i with bits B_i and whatever results will be the 4-bit number which will be an ANDed version of the two inputs. The combinational logic has been demonstrated in [Fig.5](#). Note




Figure 5: 4-bit ANDer

that the outputs from each of these blocks will be further ANDed with **En** to comply with our original idea of ANDing the enables to the outputs. Therefore, keeping this in mind, it would rather be better to use 3-input AND gates which will reduce the transistor count by 10 in total. Logic in [Section 6](#).

With this we end this section where all the designs have been discussed.

4 Tools/Platforms used for Building

Here, we explore the tools used to realise the logic for the combinational circuits discussed in the previous section. Three most fundamental tools have been used to build this each of which is discussed elaborately.

4.1 Verilog

Verilog helps in realising the logic-level coding which is basically the first step in ensuring that the logic we came up with was correct and does indeed work the way it was intended. To make coding simpler, we make use of **modules** of each block which made the code look more decipherable. The code and has been shown below-

```
module two_four_Decoder
(
    input [1:0] Sel ,
    output [3:0] Y
);
and (Y[0], ~Sel[1], ~Sel[0]);
and (Y[1], ~Sel[1], Sel[0]);
and (Y[2], Sel[1], ~Sel[0]);
and (Y[3], Sel[1], Sel[0]);
endmodule

module full_adder
(
    input A,B,C,
    output [1:0] Y
);
wire w1,w2,c;
and (c,A,B);
xor (w1,A,B);

xor (Y[0],w1,C);

and (w2,C,w1);
or (Y[1],c,w2);
endmodule;

module four_bit_Adder_Subtr
(
    input En,
    input C0,
    input [3:0] A,B,
    output [4:0] Y
);
wire [3:0] b;
xor (b[0],C0,B[0]);

xor (b[1],C0,B[1]);
xor (b[2],C0,B[2]);
xor (b[3],C0,B[3]);

wire [1:0] y1,y2,y3,y4;
full_adder f1(A[0],b[0],C0,y1);
and (Y[0],En,y1[0]);
full_adder f2(A[1],b[1],y1[1],y2);
and (Y[1],En,y2[0]);
full_adder f3(A[2],b[2],y2[1],y3);
and (Y[2],En,y3[0]);
full_adder f4(A[3],b[3],y3[1],y4);
and (Y[3],En,y4[0]);
and (Y[4],En,y4[1]);
endmodule

module four_bit_Comp
(
    input En,
    input [3:0] A,B,
    output Eq,Gt,Lt
);
wire w1,w2,w3,w4;
xnor (w1,A[0],B[0]);
xnor (w2,A[1],B[1]);
xnor (w3,A[2],B[2]);
xnor (w4,A[3],B[3]);
and (Eq,En,w1,w2,w3,w4);

wire w5,w6,w7,w8,w13;
and (w5,A[3],~B[3]);
```


<pre> and (w6,w4,A[2],~B[2]); and (w7,w3,w4,A[1],~B[1]); and (w8,w2,w3,w4,A[0], ~B[0]); or (w13,w5,w6,w7,w8); and (Gt,En,w13); wire w9,w10,w11,w12, w14; and (w9,~A[3],B[3]); and (w10,w4,~A[2],B[2]); and (w11,w3,w4,~A[1],B[1]); and (w12,w2,w3,w4,~A[0], B[0]); or (w14,w9,w10,w11,w12); and (Lt,En,w14); endmodule module four_bit_ANDer (input En, input [3:0] A,B, output [3:0] Y); and (Y[0],En,A[0],B[0]); </pre>	<pre> and (Y[1],En,A[1],B[1]); and (Y[2],En,A[2],B[2]); and (Y[3],En,A[3],B[3]); endmodule module four_bit_ALU (input [3:0] A,B, input [1:0] Sel, output [4:0] Y_addSub, output [3:0] Y_and, output Eq,Gt,Lt); wire [3:0] y; two_four_Decoder D(Sel,y); four_bit_Adder_Subtr f1(!Sel[1],Sel[0], A,B,Y_addSub); four_bit_Comp f3(y[2],A,B,Eq,Gt,Lt); four_bit_ANDer f4(y[3],A,B,Y_and); endmodule </pre>
---	--

4.2 Ngspice

Ngspice is a language used to construct the gate-(or transistor)level netlist based on the boolean logic developed in Verilog. The approach taken here is the one where we declare **subckts** for individual gates and thereafter blocks. The main ALU code in Ngspice is shown below-

<pre> .title 4 Bit ALU .include TSMC180nm.txt .global gnd VinSelD0 SelD_0 0 dc 0 VinSelD1 SelD_1 0 dc 0 VDD vdd 0 1.8 X1 SelD_0 SelD_1 y1 y2 y3 y4 vdd 0 2_4_Decoder X5 y_as A3 A2 A1 A0 B3 B2 B1 B0 </pre>	<pre> C_over S3 S2 S1 S0 vdd 0 4_bit_Adder_Sub X6 y3 A3 A2 A1 A0 B3 B2 B1 B0 EqL Gth Lth vdd 0 4_bit_Comparator X7 y4 A3 A2 A1 A0 B3 B2 B1 B0 C3 C2 C1 C0 vdd 0 4_bit_ANDer .end </pre>
---	--

For convenience, the **subckts** that have to be **.include**-ed haven't been shown in the above code.

4.3 MAGIC Layout

We now reach the final step of creating the 4-bit ALU, i.e. creating the layout using MAGIC. Here, we create the transistor-level layout using CMOS technology. **Note** that throughout the project we are using the TSMC 180nm technology. Therefore, the minimum permitted channel length in this case would be $0.18\mu\text{m}$. In MAGIC as well we make use of **subcells** which are blocks of layouts that can be used to make a major layout. The following set of images shows the layouts of the major combinational blocks of the 4-bit ALU - **Decoder**, **4-bit Add/Sub**, **4-bit Comparator**, **4-bit ANDer** and finally the **4-bit ALU**.




Figure 6: Decoder Layout using MAGIC




Figure 7: 4-bit Adder/Subtractor Layout using MAGIC




Figure 8: 4-bit Comparator Layout using MAGIC




Figure 9: 4-bit ANDer Layout using MAGIC




Figure 10: 4-bit ANDer Layout using MAGIC

The main part in MAGIC comes after the layout is made - when we need to convert it back to SPICE in order to check its compliance with the gate-netlist that it was originally built from.

5 Results and Inference

Now that all the components are built using all the tools, what's left is verification of the plots, i.e whether the blocks are working as intended. For the same, I have posted all the plots obtained after using each of the three tools. It is sufficient to paste the plots for the working of the entire ALU which indirectly verifies the working of the individual blocks.

5.1 Verilog

The plots for different sets of inputs has been shown using verilog as follows:



Figure 11: GTK Plot for A=0101 and B=1011



```

A = xxxx B = xxxx Sel = xx Y_add = xxxxx Y_and = xxxxx Eq = x Gt = x Lt = x
A = 1110 B = 1000 Sel = 00 Y_add = 10110 Y_and = 0000 Eq = 0 Gt = 0 Lt = 0
A = 0010 B = 0111 Sel = 00 Y_add = 01001 Y_and = 0000 Eq = 0 Gt = 0 Lt = 0
A = 0001 B = 0101 Sel = 00 Y_add = 00110 Y_and = 0000 Eq = 0 Gt = 0 Lt = 0
A = 0101 B = 1001 Sel = 01 Y_add = 01100 Y_and = 0000 Eq = 0 Gt = 0 Lt = 0
A = 1001 B = 0001 Sel = 01 Y_add = 11000 Y_and = 0000 Eq = 0 Gt = 0 Lt = 0
A = 1010 B = 1010 Sel = 01 Y_add = 10000 Y_and = 0000 Eq = 0 Gt = 0 Lt = 0
A = 0100 B = 1101 Sel = 10 Y_add = 00000 Y_and = 0000 Eq = 0 Gt = 0 Lt = 1
A = 1111 B = 0110 Sel = 10 Y_add = 00000 Y_and = 0000 Eq = 0 Gt = 1 Lt = 0
A = 1000 B = 1000 Sel = 10 Y_add = 00000 Y_and = 0000 Eq = 1 Gt = 0 Lt = 0
A = 0011 B = 0111 Sel = 11 Y_add = 00000 Y_and = 0011 Eq = 0 Gt = 0 Lt = 0
A = 1100 B = 1100 Sel = 11 Y_add = 00000 Y_and = 1100 Eq = 0 Gt = 0 Lt = 0
A = 1111 B = 0100 Sel = 11 Y_add = 00000 Y_and = 0100 Eq = 0 Gt = 0 Lt = 0

```

Figure 13: Terminal Output for combinations of different values of A and B

5.2 Ngspice

Here we plot the output waveforms for same (A=0101 and B=1011) input that we had used for Verilog. The plots we therefore get are as follows:




Figure 14: Addition




Figure 15: Subtraction




Figure 16: Comparator




Figure 17: ANDing

5.3 MAGIC Layout

In MAGIC, once the layout is done, as mentioned earlier, we convert it abck to SPICE in order to check whether the layout that was made referring to the netlist did turn out the way we wanted it to, i.e. it is giving desired output for desired set of inputs.

Furthermore, the outputs obtained on the SPICE files made from MAGIC layout show us the "real" picture as to how will the output look once the layout is fabricated and made into an IC. The delays in this case are the closest to the ones you can get in real life.

Elaborating on the previous point, if closely observed, the layout outputs will have a lightly larger delay in their outputs as compared to those in the NGSpice plots due to the use of actual parametrised transistors used in layout. The plots thus obtained are as follows: (Note: A=0101 and B=1011)




Figure 18: Addition




Figure 19: Subtraction




Figure 20: Comparison




Figure 21: Comparison with inputs A=0101 and B=0011




Figure 22: ANDing

5.4 Observation based on Images

After looking at all the images, we conclude that the MAGIC images are more accurate to suite to the real scenario than those by any other platform. The occasional *spikes* in MAGIC plots are due to flow of **back-current** or **leakage-current**. In our design, the spikes seem more prominent due to the non-uniformity across gates, especially their sizes which differ from gate to gate. Also, the length of the path taken by inputs as well as each intermediate output to reach the desired destination matters quite significantly when talking about *spikes*.

Another observation that comes to notice is that if we reduce the amount of time for the pulse, then the *spikes* become more pronounced in terms of visibility. The reason for this will be cleared in the following section.

5.5 Delay Analysis

One of the most important aspects of Digital IC design is delay analysis. This is a crucial part of the process because as a manufacturer you wouldn't want the user to have a bad experience by waiting for the outputs after giving the inputs. We want the input-to-output response as quick as possible. This also plays an important role in the power consumption of the blocks used.

One of the ways to reduce delays is by increasing the **Supply**, but that increases the power by a good amount because power is quadratically proportional to **Supply**. **Table 2** shows the comprehensive delay analysis for each block culminating into a **4-bit-ALU**, the maximum delay of which will be decided by the block with maximum latency.

Now, as per **Table 2**, we see that the Adder-Subtractor has the highest delay for both inputs and that does make sense because of the fact that the Full-Adder is being cascaded multiple times. The delay is also maximised due to the path taken by the inputs which varies for each one, and to add to it, the

non-uniformity in the construction of gates (size of transistors) also plays a big role. Finally, since I have added an enabler-like block at the output-end, a little delay is added by that as well.

Block	Input Combo	input A (Max delay due to any of its bits)	input B (Max delay due to any of its bits)	Explanantion
Adder-Subtractor	A=15, B=0 and A=0, B=15	2.54353e-9s	3.74776e-9s	Delay for B is more because it passes through XOR gates which adds the time.
Comparator	A=15, B=0 and A=0, B=15 and A=15, B=15	1.41977e-9s for Gt, 1.53620e-9s for Eq	1.41114e-9s for Lt, 1.52226e-9s for Eq	The delays here for A and B are almost equal due to the symmetry in the circuit
ANDer	A=15, B=15	3.41690e-10s	3.33547e-10s	Delays for A and B are almost equal due to symmetry in the circuit and more interestingly it has the least delay of all blocks due to involvement of only 1 type of gate and without any cascading.

Table 2: Delay Analysis for each block

From the [Table 2](#), we conclude that the maximum delay for the entire ALU is found in the **Adder-Subtractor** block. This delay traces its path from input B_0 to S_3 , passing through an XOR gate to start with and propagating via *carries* to each cascaded full-adder. It therefore forms the critical path of the **ALU**. Thus, we can conveniently conclude that the maximum delay of the **ALU** is **3.74776e-9s**.

6 Appendix-1 Boolean Logic

This section deals with the boolean logic used for constructing each block.

- **Decoder** - This is a simple design that helps the user choose which function to perform based on the select lines. The logic for it goes as follows:

$$y_0 = Sel_0^c Sel_1^c$$

$$y_1 = Sel_0^c Sel_1$$

$$y_2 = Sel_0 Sel_1^c$$

$$y_3 = Sel_0 Sel_1$$

Where Sel_0 and Sel_1 are the select lines.

- **Addition** - Here, just the logic for Full-Adder is shown. To make the 4-bit Adder we simply cascade the Full-Adders. The logic goes as follows:

$$C_{out} = C_{in}(A \otimes B) + AB$$

$$S = C_{in} \otimes (A \otimes B)$$

where C_{out} is the output carry and C_{in} is the input carry. S is the output sum.

Now when we cascade four of these to make a 4-bit Adder, the input carry to the first block is given by the user, but the from the second block onwards, input carry to the block is the output carry of the previous block. The logic goes as follows:

$$C_{out0} = C_0(A_0 \otimes B_0) + A_0B_0$$

$$S_0 = C_0 \otimes (A_0 \otimes B_0)$$

$$C_{out1} = C_{out0}(A_1 \otimes B_1) + A_1B_1$$

$$S_1 = C_{out0} \otimes (A_1 \otimes B_1)$$

$$C_{out2} = C_{out1}(A_2 \otimes B_2) + A_2B_2$$

$$S_2 = C_{out1} \otimes (A_2 \otimes B_2)$$

$$C_{out3} = C_{out2}(A_3 \otimes B_3) + A_3B_3$$

$$S_3 = C_{out2} \otimes (A_3 \otimes B_3)$$

C_{out3} becomes the overflow bit for a four-bit adder.

- **Subtraction** - Subtraction is not different that addition if we see the subtrahend as the 2's complement of the number to be subtracted. To get that, we just add a few more gates - XOR gates and pass the bits of B through them.

$$B_{eff0} = B_0 \otimes C_0$$

$$B_{eff1} = B_1 \otimes C_0$$

$$B_{eff2} = B_2 \otimes C_0$$

$$B_{eff3} = B_3 \otimes C_0$$

Finally, in the previous logic for the Full-Adders (in the cascaded ones as well) we simply replace B_i with B_{effi} . These gates together with the cascade form the 4-bit Adder.

- **Comparator** - Given two 4-bit numbers, we basically need to output whether $A > B$ or $A < B$ or $A = B$. The boolean logic for the same goes as follows:

$$Eq = (A_0 \otimes B_0)^c(A_1 \otimes B_1)^c(A_2 \otimes B_2)^c(A_3 \otimes B_3)^c$$

Now let $x_i = (A_i \otimes B_i)^c$, then

$$Gt = (A_3B_3^c) + x_3(A_2B_2^c) + x_3x_2(A_1B_1^c) + x_3x_2x_1(A_0B_0^c)$$

$$Lt = (A_3^cB_3) + x_3(A_2^cB_2) + x_3x_2(A_1^cB_1) + x_3x_2x_1(A_0^cB_0)$$

where Eq , Gt and Lt represent $A = B$, $A > B$ and $A < B$ respectively.

- **ANDer** - This is a very straightforward block whose logic is as follows:

$$C_0 = A_0B_0$$

$$C_1 = A_1B_1$$

$$C_2 = A_2B_2$$

$$C_3 = A_3B_3$$

where, C_0 , C_1 , C_2 and C_3 are outputs.

Finally, we combine all of this to make the **4-bit ALU**, which looks as follows:




Figure 23: 4-bit ALU

7 Conclusion

We observed that the 4-bit ALU, although very basic as compared to the used ones, served in effectively imparting the knowledge that goes into designing and analysing it. It involves usage of multiple blocks which in turn are a combined effort of smaller blocks - gates. After designing the logic and coding it in Verilog, we made use of NGSpice to create the transistor-level netlist. That led us to its layout design using MAGIC which was again converted back to SPICE for verification. Finally, we ended the inference with delay analysis that was performed to identify the critical path of the entire circuit starting from the two 4-bit number inputs.