


## Inputs to datapath from controller :-

rd, wr, LPC, TPC, LT, TT, LMAR, TMAR, rdM, wrM, LIR, RMDRExt, RMDRInt, TMDR2X, TMDR2Ext, LMDR, LregY, T1, fnSel, Lflag, selreg, rst(this 'rst' signal from controller resets ALL the registers in the datapath)

## Outputs from datapath to controller :-

Dcondn; IR[cc], IR[opcode] i.e. IR[15...9]

# ALU Internal Structure



### Register Bank Internal Structure

