

1. RTL code

```
module DSP48A1(CLK,CEA,CEB,CEM,CEP,CEC,CED,CECARRYIN,CEOPMODE,
    RSTA, RSTB, RSTC, RSTCARRYIN, RSTD, RSTM, RSTOPMODE, RSTP,
    CARRYIN, OPMODE, A, B, D, C, BCIN, PCIN, M, P, CARRYOUT, CARRYOUTF, BCOUT, PCOUT);
//Parameters Definitions
parameter AOREG = 0;
parameter A1REG = 1;
parameter BØREG = 0;
parameter B1REG = 1;
parameter CREG = 1;
parameter DREG = 1;
parameter MREG = 1;
parameter PREG = 1;
parameter CARRYINREG = 1;
parameter CARRYOUTREG = 1;
parameter OPMODEREG = 1;
parameter CARRYINSEL = "OPMODE5";
parameter B INPUT = "DIRECT";
parameter RSTTYPE = "SYNC";
//Inputs and Outputs Definitions
input CLK,CEA,CEB,CEM,CEP,CEC,CED,CECARRYIN,CEOPMODE;
input RSTA,RSTB,RSTC,RSTCARRYIN,RSTD,RSTM,RSTOPMODE,RSTP;
input CARRYIN;
input [7:0] OPMODE;
input [17:0] A,B,D;
input [47:0] C;
input [17:0] BCIN;
input [47:0] PCIN;
output reg [35:0] M;
output reg [47:0] P;
output reg CARRYOUT, CARRYOUTF;
```

```
output reg [17:0] BCOUT;
output reg [47:0] PCOUT;
//regs & wires Definitions
reg [17:0] A0reg,B0reg,Dreg,B1reg,A1reg,A0mux,B0mux,Dmux,B1mux,A1mux;
reg [47:0] Creg, Cmux;
reg [7:0] OPMODEreg,OPMODEmux;
reg [17:0] preAS,preASmux;
reg [36:0] mul out, Mreg, Mmux;
reg CImux,CYIreg,CYImux;
reg CYO,CYOreg;
reg [47:0] Xmux, Zmux;
reg [47:0] POUT;
reg [47:0] postAS;
reg [47:0] Preg;
/*RTL Code*/
generate
    /////Sync RST/////
    if (RSTTYPE == "SYNC") begin
        always @(posedge CLK) begin
            if (RSTA) begin
                A0reg <= 0;
            end
            else if (CEA) begin
                A0reg <= A;
            if (RSTB) begin
                B0reg <= 0;
            else if (CEB) begin
                case(B_INPUT)
                    "DIRECT": B0reg <= B;
                    "CASCADE": B0reg <= BCIN;
                    default: B0reg <= B;</pre>
                endcase
            end
            if (RSTC) begin
```

```
81
                       Creg <= 0;
 82
                   end
                   else if (CEC) begin
 83
                       Creg <= C;</pre>
 85
                   end
                   if (RSTD) begin
                       Dreg <= 0;
 87
                   end
                   else if (CED) begin
                       Dreg <= D;
                   end
                   if (RSTOPMODE) begin
                       OPMODEreg <= 0;
                   end
                   else if (CEOPMODE) begin
                       OPMODEreg <= OPMODE;
                   end
              end
              always @(*) begin
                   if (AØREG) begin
                       A0mux = A0reg;
                   end
104
                   else begin
                       A0mux = A;
                   end
                   if (B0REG) begin
                       B0mux = B0reg;
                   end
110
                   else begin
111
                       case(B_INPUT)
                            "DIRECT": B0mux = B;
112
113
                            "CASCADE": B0mux = BCIN;
114
                           default: B0mux = B;
                       endcase
115
116
                   end
117
                   if (CREG) begin
                       Cmux = Creg;
118
119
                   end
120
                   else begin
```

```
121
                       Cmux = C;
122
                   end
                   if (DREG) begin
123
124
                       Dmux = Dreg;
125
                   end
126
                   else begin
127
                       Dmux = D;
128
                   end
                   if (OPMODEREG) begin
129
130
                       OPMODEmux = OPMODEreg;
131
                   end
132
                   else begin
                       OPMODEmux = OPMODE;
133
134
                   end
                   if (OPMODEmux[6]) begin
135
136
                        preAS = Dmux - B0mux;
137
                   end
138
                   else begin
                       preAS = Dmux + B0mux;
140
                   end
                   if (OPMODEmux[4]) begin
141
142
                       preASmux = preAS;
143
                   end
144
                   else begin
145
                        preASmux = B0mux;
                   end
147
               end
148
               always @(posedge CLK) begin
149
                   if (RSTB) begin
150
151
                        B1reg <= 0;
152
                   end
                   else if (CEB) begin
153
                       B1reg <= preASmux;
154
155
                   end
                   if (RSTA) begin
156
                       A1reg <= 0;
157
158
                   end
159
                   else if (CEA) begin
                       A1reg <= A0mux;
160
```

```
161
                   end
162
               end
               always @(*) begin
164 ▼
                   if (B1REG) begin
                       B1mux = B1reg;
                   end
168 ▼
                   else begin
                        B1mux = preASmux;
170
                   end
                   BCOUT = B1mux;
171
                   if (A1REG) begin
172 ▼
173
                       A1mux = A1reg;
174
                   end
175 ▼
                   else begin
176
                       A1mux = A0mux;
177
                   end
                   mul_out = B1mux * A1mux;
178
179
               end
180
               always @(posedge CLK) begin
181 ▼
                   if (RSTM) begin
182 ▼
183
                       Mreg <= 0;
184
                   end
                   else if (CEM) begin
185 ▼
                       Mreg <= mul out;</pre>
186
187
                   end
               end
188
189
190 ▼
               always @(*) begin
                   if (MREG) begin
191 ▼
192
                       Mmux = Mreg;
193
                   end
194 ▼
                   else begin
195
                       Mmux = mul out;
                   end
196
197
                   M = Mmux;
198
               end
199
               always @(*) begin
200 ▼
```

```
case(CARRYINSEL)
                       "OPMODE5": CImux = OPMODEmux[5];
202
                       "CARRYIN": CImux = CARRYIN;
203
204
                       default: CImux = OPMODEmux[5];
205
                   endcase
207
               always @(posedge CLK) begin
                   if (RSTCARRYIN) begin
210
                       CYIreg <= 0;
211
                   end
212
                   else if (CECARRYIN) begin
213
                       CYIreg <= CImux;</pre>
214
                   end
215
               end
216
               always @(*) begin
217
                   if (CARRYINREG) begin
218
219
                       CYImux = CYIreg;
220
                   end
221
                   else begin
222
                       CYImux = CImux;
223
                   end
224
               end
225
               always @(*) begin
226
                   POUT = PCOUT;
227
                   case(OPMODEmux[1:0])
228
229
                       2'b00: Xmux = 48'b0;
230
                       2'b01: Xmux = Mmux;
231
                       2'b10: Xmux = POUT;
232
                       2'b11: Xmux = {Dmux[11:0], A1mux, B1mux};
233
                   endcase
234
                   case(OPMODEmux[3:2])
235
236
                       2'b00: Zmux = 48'b0;
                       2'b01: Zmux = PCIN;
237
238
                       2'b10: Zmux = POUT;
                       2'b11: Zmux = Cmux;
239
240
                   endcase
```

```
241
242
                   if (OPMODEmux[7]) begin
                       {CYO,postAS} = Zmux - Xmux - CYImux;
243
244
                   end
245
                   else begin
246
                       {CYO, postAS} = Zmux + Xmux + CYImux;
247
                   end
               end
250
               always @(posedge CLK) begin
                   if (RSTCARRYIN) begin
251
252
                       CYOreg <= 0;
                   end
253
254
                   else if (CECARRYIN) begin
255
                       CYOreg <= CYO;
256
                   end
257
               end
258
259
               always @(*) begin
                   if (CARRYOUTREG) begin
                       CARRYOUT = CYOreg;
262
                       CARRYOUTF = CYOreg;
                   end
264
                   else begin
                       CARRYOUT = CYO;
                       CARRYOUTF = CYO;
                   end
               end
               always @(posedge CLK) begin
270
                   if (RSTP) begin
271
272
                       Preg <= 0;
                   end
                   else if (CEP) begin
                       Preg <= postAS;</pre>
275
                   end
               end
278
              always @(*) begin
279
                   if (PREG) begin
```

```
| P = Preg; | PCOUT = Preg; | end | else begin | P = postAS; | PCOUT = postAS; | PCOUT = postAS; | PCOUT = postAS; | PCOUT = postAS; | end | end
```

```
end
                   else begin
                       OPMODEmux = OPMODE;
                   end
                   if (OPMODEmux[6]) begin
                       preAS = Dmux - B0mux;
367
                   end
                   else begin
                       preAS = Dmux + B0mux;
                   end
                   if (OPMODEmux[4]) begin
371
                       preASmux = preAS;
                   end
                   else begin
                       preASmux = B0mux;
376
                   end
              end
378
              always @(posedge CLK or posedge RSTB or posedge RSTA) begin
                   if (RSTB) begin
381
                       B1reg <= 0;
382
                   end
                   else if (CEB) begin
                       B1reg <= preASmux;</pre>
                   if (RSTA) begin
                       A1reg <= 0;
                   end
                   else if (CEA) begin
                       A1reg <= A0mux;
                   end
              end
              always @(*) begin
                   if (B1REG) begin
                       B1mux = B1reg;
                   end
                   else begin
                       B1mux = preASmux;
                   end
```

```
401
                   BCOUT = B1mux;
                   if (A1REG) begin
402 ▼
                       A1mux = A1reg;
                   end
405 ▼
                   else begin
                       A1mux = A0mux;
                   end
                   mul out = B1mux * A1mux;
               end
410
411 ▼
               always @(posedge CLK or posedge RSTM) begin
                   if (RSTM) begin
413
                       Mreg <= 0;
414
                   end
                   else if (CEM) begin
415 ▼
                       Mreg <= mul out;</pre>
416
417
                   end
418
               end
419
               always @(*) begin
420 ▼
421 ▼
                   if (MREG) begin
422
                       Mmux = Mreg;
423
                   end
424 ▼
                   else begin
425
                       Mmux = mul out;
426
                   end
427
                   M = Mmux;
428
               end
429
               always @(*) begin
430 ▼
431 ▼
                   case(CARRYINSEL)
432
                       "OPMODE5": CImux = OPMODEmux[5];
                       "CARRYIN": CImux = CARRYIN;
434
                       default: CImux = OPMODEmux[5];
                   endcase
               end
436
438 ▼
               always @(posedge CLK or posedge RSTCARRYIN) begin
                   if (RSTCARRYIN) begin
440
                       CYIreg <= 0;
```

```
441
                   end
                   else if (CECARRYIN) begin
442 ▼
443
                       CYIreg <= CImux;
                   end
445
               end
446
               always @(*) begin
447 ▼
                   if (CARRYINREG) begin
448 ▼
449
                       CYImux = CYIreg;
450
                   end
                   else begin
451 ▼
452
                       CYImux = CImux;
453
                   end
454
               end
455
              always @(*) begin
456 ▼
                   POUT = PCOUT;
457
                   case(OPMODEmux[1:0])
458 ▼
                       2'b00: Xmux = 48'b0;
459
                       2'b01: Xmux = Mmux;
                       2'b10: Xmux = POUT;
                       2'b11: Xmux = {Dmux[11:0],A1mux,B1mux};
462
                   endcase
465 ▼
                   case(OPMODEmux[3:2])
                       2'b00: Zmux = 48'b0;
                       2'b01: Zmux = PCIN;
                       2'b10: Zmux = POUT;
468
                       2'b11: Zmux = Cmux;
469
                   endcase
470
471
                   if (OPMODEmux[7]) begin
472 ▼
                       {CYO, postAS} = Zmux - Xmux - CYImux;
473
474
                   end
475 ▼
                   else begin
                       {CYO, postAS} = Zmux + Xmux + CYImux;
476
                   end
477
               end
478
479
               always @(posedge CLK or posedge RSTCARRYIN) begin
480 ▼
```

```
if (RSTCARRYIN) begin
481
482
                       CYOreg <= 0;
483
                   end
                   else if (CECARRYIN) begin
484
485
                       CYOreg <= CYO;
                   end
487
               end
               always @(*) begin
                   if (CARRYOUTREG) begin
489
                       CARRYOUT = CYOreg;
490
491
                       CARRYOUTF = CYOreg;
492
                   end
                   else begin
493
494
                       CARRYOUT = CYO;
495
                       CARRYOUTF = CYO;
496
                   end
497
               end
498
               always @(posedge CLK or posedge RSTP) begin
499
                   if (RSTP) begin
                       Preg <= 0;
501
502
                   end
                   else if (CEP) begin
503
                        Preg <= postAS;</pre>
505
                   end
               end
               always @(*) begin
507
                   if (PREG) begin
509
                       P = Preg;
510
                       PCOUT = Preg;
511
                   end
                   else begin
512
                       P = postAS;
                       PCOUT = postAS;
515
                   end
               end
516
517
          end
      endgenerate
518
519
    endmodule
520
```


2. Testbench code

```
module DSP48A1_TB();
reg CLK,CEA,CEB,CEM,CEP,CEC,CED,CECARRYIN,CEOPMODE;
reg RSTA,RSTB,RSTC,RSTCARRYIN,RSTD,RSTM,RSTOPMODE,RSTP;
reg CARRYIN;
reg [7:0] OPMODE;
reg [17:0] A,B,D;
reg [47:0] C;
reg [17:0] BCIN;
reg [47:0] PCIN;
wire [35:0] M;
wire [47:0] P;
wire CARRYOUT, CARRYOUTF;
wire [17:0] BCOUT;
wire [47:0] PCOUT;
//DUT instantiation
DSP48A1 DUT(CLK,CEA,CEB,CEM,CEP,CEC,CED,CECARRYIN,CEOPMODE,
    RSTA, RSTB, RSTC, RSTCARRYIN, RSTD, RSTM, RSTOPMODE, RSTP,
    CARRYIN,OPMODE,A,B,D,C,BCIN,PCIN,M,P,CARRYOUT,CARRYOUTF,BCOUT,PCOUT);
//clk generation
    CLK = 0;
     forever
         #1 CLK = \simCLK;
    RSTA = 1; RSTB = 1; RSTC = 1;
    RSTCARRYIN = 1; RSTD = 1;
    RSTM = 1;RSTOPMODE = 1;RSTP = 1;
    CLK = $random;CEA = $random;
    CEB = $random;CEM = $random;
    CEP = $random;CEC = $random;
    CED = $random; CECARRYIN = $random;
    CEOPMODE = $random;
    CARRYIN = $random; OPMODE = $random;
    A = \$random; B = \$random;
    C = \$random; D = \$random;
    BCIN = $random; PCIN = $random;
    @(negedge CLK);
```

3. Do file

vlib work
vlog DSP48A1.v DSP48A1_TB.v
vsim -voptargs=+acc work.DSP48A1_TB
add wave *
run -all
#quit -sim

4. QuestaSim Snippets




5. Constraint File


```
# Clock signal
create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk]
                                        IOSTANDARD LVCMOS33 } [get_ports {sw[0]}]
#set_property -dict { PACKAGE_PIN V17
                                        IOSTANDARD LVCMOS33 }
                                        IOSTANDARD LVCMOS33
#set_property -dict { PACKAGE_PIN W17
#set property -dict { PACKAGE PIN W15
                                        IOSTANDARD LVCMOS33 }
                                                              [get_ports {sw[4]}]
#set_property -dict { PACKAGE_PIN V15
#set_property -dict { PACKAGE_PIN W14
#set_property -dict { PACKAGE_PIN W13
                                        IOSTANDARD LVCMOS33 }
                                        IOSTANDARD LVCMOS33
                                        IOSTANDARD LVCMOS33 } [get_ports {sw[11]}]
IOSTANDARD LVCMOS33 } [get_ports {sw[12]}]
#set_property -dict { PACKAGE_PIN W2
## LEDs
#set_property -dict { PACKAGE_PIN E19
                                        IOSTANDARD LVCMOS33 }
                                        IOSTANDARD LVCMOS33 } [get_ports {led[4]}]
```

6. Elaboration ("Messages" tab & Schematic snippets)

Messages



• Schematic




7. Synthesis ("Messages" tab, Utilization report, timing report & Schematic snippets)


Messages




• Utilization report



• Timing report




• Schematic




DSP block FDRE Mreg0 A[29:0] ACIN[29:0] ALUMODE[3:0] B[17:0] BCIN[17:0] C[47:0] CARRYCASCIN CARRYIN CARRYINSEL[2:0] CEAD CEALUMODE CEA1 CEA2 CEB1 ACOUT[29:0] CEB2 BCOUT[17:0] CEC CARRYCASCOUT CECARRYIN CARRYOUT[3:0] CECTRL MULTSIGNOUT OVERFLOW CED CEINMODE P[47:0] PATTERNBDETECT CEM CEP PATTERNDETECT CLK PCOUT[47:0] UNDERFLOW D[24:0] INMODE[4:0] MULTSIGNIN OPMODE[6:0] PCIN[47:0] RSTA RSTALLCARRYIN RSTALUMODE RSTB RSTC RSTCTRL RSTD RSTINM ODE RSTM RSTP DSP48E1

8. <u>Implementation ("Messages" tab, Utilization report, timing report & device snippets)</u>


• Messages




Utilization report



• Timing report



• <u>Device</u>



9. Linting (snippets showing no errors)

```
# Transcript
#
# Top level modules:
#
# DSP48A1
#
# End time: 05:18:28 on Aug 02,2025, Elapsed time: 0:00:00
#
# Errors: 0, Warnings: 0
#
Visualizer>
```