

## Project

# Synchronous FIFO

Read the important notes and the requirements carefully at the end of the document.

## **Parameters**

• FIFO\_WIDTH: DATA in/out and memory word width (default: 16)

FIFO\_DEPTH: Memory depth (default: 8)

#### **Ports**

Port	Direction	Function
data_in		Write Data: The input data bus used when writing the FIFO.
wr_en		Write Enable: If the FIFO is not full, asserting this signal causes data (on
		data_in) to be written into the FIFO
rd_en	Input	Read Enable: If the FIFO is not empty, asserting this signal causes data (on
	put	data_out) to be read from the FIFO
clk		Clock signal
rst_n		Active low asynchronous reset
data_out		Read Data: The sequential output data bus used when reading from the
		FIFO.
full		Full Flag: When asserted, this combinational output signal indicates that
		the FIFO is full. Write requests are ignored when the FIFO is full, initiating
		a write when the FIFO is full is not destructive to the contents of the FIFO.
almostfull		Almost Full: When asserted, this combinational output signal indicates
		that only one more write can be performed before the FIFO is full.
empty		Empty Flag: When asserted, this combinational output signal indicates
		that the FIFO is empty. Read requests are ignored when the FIFO is
		empty, initiating a read while empty is not destructive to the FIFO.
almostempty	Output	Almost Empty: When asserted, this output combinational signal indicates
		that only one more read can be performed before the FIFO goes to
		empty.
overflow		Overflow: This sequential output signal indicates that a write request
		(wr_en) was rejected because the FIFO is full. Overflowing the FIFO is not
		destructive to the contents of the FIFO.
underflow		Underflow: This sequential output signal Indicates that the read request
		(rd_en) was rejected because the FIFO is empty. Under flowing the FIFO
		is not destructive to the FIFO.
wr_ack		Write Acknowledge: This sequential output signal indicates that a write
		request (wr_en) has succeeded.

#### A) **Bugs Detection**

## 1. The design file before

```
else begin
if (({wr_en, rd_en} == 2'b10) && !full)
count <= count + 1;
else if ({wr_en, rd_en} == 2'b01) && !empty)
count <= count - 1;
end
end
assign full = (count == FIFO_DEPTH)? 1 : 0;
assign empty = (count == 0)? 1 : 0;
assign underflow = (empty && rd_en)? 1 : 0;
assign almostfull = (count == FIFO_DEPTH-2)? 1 : 0;
assign almostempty = (count == 1)? 1 : 0;
endmodule</pre>
```

#### 2. The design file after

```
module FIFO(fifo_if.DUT fif);
localparam max_fifo_addr = $clog2(fif.FIFO_DEPTH);
reg [fif.FIF0_WIDTH-1:0] mem [fif.FIF0_DEPTH-1:0];
reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
reg [max_fifo_addr:0] count;
always @(posedge fif.clk or negedge fif.rst_n) begin
  if (!fif.rst_n) begin
    wr_ptr <= 0;
    fif.overflow <= 0; //update_2
    fif.wr_ack <= 0; //update_2</pre>
       else if (fif.wr_en && count < fif.FIFO_DEPTH) begin
    mem[wr_ptr] <= fif.data_in;
    fif.wr_ack <= 1;</pre>
             wr_ptr <= wr_ptr + 1;</pre>
             fif.wr_ack <= 0;
if (fif.full & fif.wr_en)
                   fif.overflow <= 1;
                  fif.overflow <= 0;
       end
always @(posedge fif.clk or negedge fif.rst_n) begin
    if (!fif.rst_n) begin
            rd_ptr <= 0;
//fif.data_out <= 0; //update_3
fif.underflow <= 0; //update_3
      else if (fif.rd_en && count != 0) begin
    fif.data_out <= mem[rd_ptr];
    rd_ptr <= rd_ptr + 1;</pre>
      else begin //update_4
if (fif.empty & fif.rd_en)
fif.underflow <= 1;
                   fif.underflow <= 0;
always @(posedge fif.clk or negedge fif.rst_n) begin
    if (!fif.rst_n) begin
             count <= 0;
             if (({fif.wr_en, fif.rd_en} == 2'b10) && !fif.full)
                   count <= count + 1;
             else if ( ({fif.wr_en, fif.rd_en} == 2'b01) && !fif.empty)
                  count <= count - 1;
```

```
count <= count - 1;
else if ( ((fif.wr_en, fif.rd_en) == 2'b11) ) begin //update_5

if (fif.full)

count <= count - 1;
else if (fif.empty)

count <= count + 1;

end

end

assign fif.full = (count == fif.FIFO_DEPTH)? 1 : 0;
//assign fif.underflow = (fif.empty && fif.rd_en)? 1 : 0; //incorrect implementation

assign fif.almostfull = (count == fif.FIFO_DEPTH-1)? 1 : 0; //update_1

assign fif.almostempty = (count == 1)? 1 : 0; //update_1
```

```
property reset_behavior;
  @(posedge fif.clk) (!fif.rst_n) |=> (!wr_ptr && !rd_ptr && !count);
 property write_acknowledge;
  @(posedge fif.clk) disable iff(!fif.rst_n) (fif.wr_en && !fif.full) |=> (fif.wr_ack);
endproperty
 property overflow_detection;
@(posedge fif.clk) disable iff(!fif.rst_n) (fif.wr_en && fif.full) |=> (fif.overflow);
 property underflow_detection;
@(posedge fif.clk) disable iff(!fif.rst_n) (fif.rd_en && fif.empty) |=> (fif.underflow);
 property empty_flag_assrt;
   @(posedge fif.clk) disable iff(!fif.rst_n) (!count) |-> (fif.empty);
endproperty
 property full_flag_assrt;
   @(posedge fif.clk) disable iff(!fif.rst_n) (count == fif.FIFO_DEPTH) |-> (fif.full);
endproperty
 property almost full_cond;
@(posedge fif.clk) disable iff(!fif.rst_n) (count == fif.FIFO_DEPTH-1) |-> (fif.almostfull);
 property almost_empty_cond;
   @(posedge fif.clk) disable iff(!fif.rst_n) (count == 1) |-> (fif.almostempty);
endproperty
 property wr_ptr_wrap;
   @(posedge fif.clk) disable iff(|fif.rst_n) (fif.wr_en && (wr_ptr == fif.FIFO_DEPTH-1) && |fif.full) |=> (!wr_ptr);
endproperty
 property rd_ptr_wrap;
   @(posedge fif.clk) disable iff(!fif.rst_n) (fif.rd_en && (rd_ptr == fif.FIFO_DEPTH-1)) |=> (!rd_ptr);
endproperty
 property wr_ptr_threshold;
  @(posedge fif.clk) disable iff(!fif.rst_n) wr_ptr < fif.FIFO_DEPTH;
endproperty
 property rd_ptr_threshold;
@(posedge fif.clk) disable iff(!fif.rst_n) rd_ptr < fif.FIFO_DEPTH;</pre>
 assert property (reset_behavior);
assert property (write_acknowledge);
assert property (overflow_detection);
assert property (underflow_detection);
  assert property (empty_flag_assrt);
assert property (full_flag_assrt);
assert property (almost_full_cond);
assert property (almost_empty_cond);
assert property (wr_ptr_wrap);
assert property (dptr_wrap);
assert property (wr_ptr_threshold);
assert property (rd_ptr_threshold);
cover property (reset_behavior);
cover property (write_acknowledge);
cover property (overflow_detection);
cover property (underflow_detection);
cover property (underflow_detection
cover property (empty flag assrt);
cover property (full_flag assrt);
cover property (almost_empty_cond);
cover property (wr_ptr_wrap);
cover property (wr_ptr_wrap);
cover property (wr_ptr_threshold);
cover property (rd_ptr_threshold);
dif
```

#### 3. Bugs Report

- a) Outputs such as overflow, underflow, and wr\_ack were not reset with the asynchronous reset.
- b) There was a typo in the almostfull threshold (was supposed to be -1, but instead it was -2).
- c) The underflow implementation was not correct (it should be the same as overflow, but with the rd\_en and empty).
- d) In the count always block, the handle of the simultaneous read and write was missing

#### B) SV Test Files

#### 1. Scoreboard

```
backage FIFO_scoreboard_pkg;
  import FIFO_transaction_pkg::*;
        class FIFO_scoreboard;
  parameter FIFO_WIDTH = 16;
  parameter FIFO_DEPTH = 8;
               logic [FIFO_WIDTH-1:0] data_out_ref;
               //we will use a queue for testing
logic [FIFO_WIDTH-1:0] test_queue[$];
                      reference_model(tr);
                       if (data_out_ref !== tr.data_out) begin
    error_count = error_count + 1;
    $display("Error at time %0t",$time);
                            correct_count = correct_count + 1;
$display("Correct implenmentation");
               endfunction : check_data
               function void reference model(FIFO_transaction tr);
   if(!tr.rst_n) begin
   test_queue.delete();
                               if (tr.wr_en && tr.rd_en) begin
                                     if(test_queue.size() == 0)
  test_queue.size() == 0)
  test_queue.push_back(tr.data_in);
else if (test_queue.size() == FIFO_DEPTH)
  data_out_ref = test_queue.pop_front();
                                     else begin
                                            data_out_ref = test_queue.pop_front();
test_queue.push_back(tr.data_in);
                        else if (tr.wr_en && !tr.rd_en) begin
if (test_queue.size() != FIFO_DEPTH)
test_queue.push_back(tr.data_in);
                        endfunction : reference_model
endclass : FIFO_scoreboard
endpackage : FIFO_scoreboard_pkg
```

#### 2. Transaction

```
package FIFO_transaction_pkg;
parameter FIFO_MDTH = 16;
parameter FIFO_DEPTH = 8;

class FIFO_transaction;
bit clk;
rand logic [FIFO_MIDTH-1:0] data_in;
rand logic rst_n, wr_en, rd_en;
logic [FIFO_MIDTH-1:0] data_out;
logic wr_ack, overflow;
logic full, empty, almostfull, almostempty, underflow;

int RD_EN_ON_DIST, WR_EN_ON_DIST;

function new(int RD_EN_ON_DIST = 30,int WR_EN_ON_DIST = 70);
this.RD_EN_ON_DIST = RD_EN_ON_DIST;
this.WR_EN_ON_DIST = RD_EN_ON_DIST;
wr_en = 0;
rd_en = 0;
rst_n = 1;
data_in = 0;
endfunction

constraint wr_c {
    wr_en dist {1:=97, 0:=3};
}

constraint rd_c {
    rd_en dist {1:=RD_EN_ON_DIST, 0:=(100-WR_EN_ON_DIST));
}
constraint rd_c {
    rd_en dist {1:=RD_EN_ON_DIST, 0:=(100-RD_EN_ON_DIST));
}
endclass : FIFO_transaction_pkg
```

#### 3. Coverage

```
package FIFO_coverage_pkg;
import FIFO_transaction_pkg::*;

class FIFO_coverage;

FIFO_transaction F_cvg_txn;

covergroup covgrp;

wr_cp: coverpoint F_cvg_txn.wr_en;

rd_cp: coverpoint F_cvg_txn.wr_ack;

over_p: coverpoint F_cvg_txn.wr_ack;

over_p: coverpoint F_cvg_txn.westk;

ill_empty_cp: coverpoint F_cvg_txn.almostfull;

almostfull_cp: coverpoint F_cvg_txn.almostfull;

almostfull_cp: coverpoint F_cvg_txn.almostfull;

almostfull_cp: coverpoint F_cvg_txn.almostfull;

almostempty_cp: coverpoint F_cvg_txn.almostfull;

almostempty_cp: coverpoint F_cvg_txn.almostempty;

under_cp: coverpoint F_cvg_txn.almostempty;

under_cp: coverpoint F_cvg_txn.underflow;

crs_1: cross wr_cp,rd_cp,ack_cp{
    ignore_bins ack_zero_wr = binsof(wr_cp) intersect {0} && binsof(ack_cp) intersect {1};
    }

crs_2: cross wr_cp,rd_cp,over_cp{
    ignore_bins ack_zero_wr = binsof(wr_cp) intersect {0} && binsof(over_cp) intersect {1};
    }

crs_3: cross wr_cp,rd_cp,full_cp{
    ignore_bins ack_zero_wr = binsof(rd_cp) intersect {1} && binsof(full_cp) intersect {1};
    }

crs_4: cross wr_cp,rd_cp,empty_cp;
```

## • Comment (Justification for ignored bins)

- 1) wr\_ack cross: wr\_ack can't be high unless there is a write operation.
- 2) overflow cross: overflow can't be high unless there is a write operation taking place when the fifo is full.
- 3) full cross: if the fifo is full and there is a read operation the fifo will immediately turn to be almostfull so we can't capture this case.
- 4) underflow cross: underflow can't be high unless there is a read operation taking place when the fifo is empty.

#### 4. monitor

#### 5. Interface

```
interface fifo_if (input bit clk);

parameter FIFO_WIDTH = 16;
parameter FIFO_DEPTH = 8;

cogic [FIFO_WIDTH-1:0] data_in;
logic rst_n, wr_en, rd_en;
logic wr_ack, overflow;
logic wr_ack, overflow;
cogic full, empty, almostfull, almostempty, underflow;

modport DUT (input clk, data_in, rst_n, wr_en, rd_en, output data_out,wr_ack,overflow, full, empty, almostfull, almostempty, underflow);

modport TEST (input clk, data_out,wr_ack,overflow, full, empty, almostfull, almostempty , underflow, output data_in, rst_n, wr_en, rd_en);

modport MONITOR (input clk, data_out,wr_ack,overflow, full, empty, almostfull, almostempty , underflow, data_in, rst_n, wr_en, rd_en);

endinterface : fifo_if
```

#### 6. <u>Top</u>

```
module top ();
bit clk;

//clk generation
initial begin
clk = 0;
forever
#1 clk = ~clk;
end

//fifo_if fif(clk);
FIFO DUT(fif);

//fifo_tb TEST(fif);

//fifo_tb TEST(fif);
```

#### 7. Test bench

```
import fIFO_transaction_pkg::*;
import cnt_pkg::*;

wodule fifo_tb (fifo_if.TEST fif);

fIFO_transaction txn;

initial begin

fif.data_in = 0;

fif.wr_en = 0;

fif.rd_en = 0;

txn = new();

//reset test

fif.rst_n = 0;

(negedge fif.clk);

-> etrigger;

//random test
repeat(1000) begin
assert(txn.randomize());
fif.st_n = txn.rst_n;
fif.data_in = txn.data_in;
fif.wr_en = txn.wr_en;
fif.rd_en = txn.rd_en;
@(negedge fif.clk);
-> etrigger;
end

//end the test
test_finished = 1;
end
endmodule : fifo_tb
```

#### 8. Global counters and flags package

```
package cnt_pkg;
int test_finished = 0;
int error_count = 0;
int correct_count = 0;
event etrigger;
endpackage : cnt_pkg
```


### C) Verification plan


1	Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
2	FIFO_1	when reset asserted, outputs, internal counters, and pointers value should be reseted	Directed at the start of the simulation then randomized with constraint to be off 97% of the time	cover all the reset values	immediate and concurrent assertions
3	FIFO_2	when wr_en is high and the fifo is not full, data_in should get in fifo and wr_ack should be high	randomized with constraint on wr_en to be on 70% of the time	cover all the wr_en and wr_ack values	A checker in the testbench to make sure the output is correct (data_out)+ concurrent assertion
4	FIFO 3		randomized with constraint on rd_en to be on 30% of the time	cover all the rd_en and data_in values	A checker in the testbench to make sure the output is correct (data out)+ concurrent assertion
5	FIFO_4		randomized with constraint on wr_en to be on 70% of the time	cover all the overflow values values	A checker in the testbench to make sure the output is correct (data_out)+ concurrent assertion
6	FIFO_5	when rd_en is high and the fifo is empty underflow should be high and no write operations will happen	randomized with constraint on rd_en to be on 30% of the time	cover all the underflow values values	A checker in the testbench to make sure the output is correct (data_out)+ concurrent assertion
7	FIFO_6	when the fifo has only one location to be written, almostfull should be high	randomized	cover all the almostfull values values	A checker in the testbench to make sure the output is correct (data_out)+ concurrent assertion
8	FIFO_7	when the fifo has only one element, almostempty should be high	randomized	cover all the almostempty values values	A checker in the testbench to make sure the output is correct (data_out)+ concurrent assertion


### D) Do file and src list


```
vlib work
      vlog -f src_files.list +define+SIM +cover -covercells
      vsim -voptargs=+acc top -cover
      run 0
      add wave -position insertpoint sim:/top/fif/*
      add wave -position insertpoint sim:/top/DUT/*
      add wave -position insertpoint sim:/top/DUT/mem
      add wave -position insertpoint sim:/top/MONITOR/sb/test_queue
      coverage save top.ucdb -onexit
      run -all
src_files.list - Notepad
File Edit Format View Help
cnt_pkg.sv
fifo_if.sv
FIFO.sv
FIFO_transaction_pkg.sv
FIFO_coverage_pkg.sv
FIFO_scoreboard_pkg.sv
fifo_tb.sv
top.sv
monitor.sv
```

## E) QuestaSim snippets









## F) Coverage

## 1. Toggle, Branch and Statement

	•	_					
=							
T	oggle Coverage:						
	Enabled Coverage		Bins	Hits	Misses	Coverage	
	Toggles		86	86	9	100.00%	

Toggle Coverage for instance /top/fif --

Node	1H->0L	0L->1H	"Coverage"
	4	1	100.00
almostempty	1	1	100.00
almostfull	1	1	100.00
clk	1	1	100.00
data_in[15-0]	1	1	100.00
data_out[15-0]	1	1	100.00
empty	1	1	100.00
full	1	1	100.00
overflow	1	1	100.00
rd_en	1	1	100.00
rst_n	1	1	100.00
underflow	1	1	100.00
wr_ack	1	1	100.00
wr en	1	1	100.00

Total Node Count = 43
Toggled Node Count = 43
Untoggled Node Count = 0

Toggle Coverage = 100.00% (86 of 86 bins)

```
Bins
                                         Hits Misses Coverage
      Enabled Coverage
      -----
                                 ----
                                          ----
                                                 -----
                                 27
      Branches
                                          27
                                                   0 100.00%
   -----Branch Details-----
   Branch Coverage for instance /top/DUT
      Line
                 Item
                                         Count
                                                  Source
    File FIFO.sv
                   -----IF Branch-----
      17
                                          1035
                                                  Count coming in to IF
                                                    if (!fif.rst_n) begin
      17
                                           66
      22
                                           475
                                                     else if (fif.wr_en && count < fif.FIFO_DEPTH) begin
                                                     else begin
   Branch totals: 3 hits of 3 branches = 100.00%
     -----IF Branch------
                                                  Count coming in to IF
                                                           if (fif.full & fif.wr en)
      29
                                           211
      31
                                           283
                                                            else
   Branch totals: 2 hits of 2 branches = 100.00%
     -----IF Branch-----
                                          1035 Count coming in to IF
      37
      37
                                                    if (!fif.rst_n) begin
                                            66
      42
                                           272
                                                   else if (fif.rd_en && count != 0) begin
                                                    else begin //update 4
   Branch totals: 3 hits of 3 branches = 100.00%
   -----IF Branch-----
                                                  Count coming in to IF
 -----IF Branch-----
                           697
                                Count coming in to IF

if (fif.empty & fif.rd_en)
  49
            1
                                        else
                             682
Branch totals: 2 hits of 2 branches = 100.00%
                                Count coming in to IF
if (!fif.rst_n) begin
            1
  55
                             66
                                 else begin
Branch totals: 2 hits of 2 branches = 100.00%
-----IF Branch-----
                                Count coming in to IF

if (({fif.wr_en, fif.rd_en} == 2'b10) && !fif.full)
                                         else if ( ({fif.wr_en, fif.rd_en} == 2'b01) && !fif.empty)
  61
            1
                             85
            1
                            177
                                         else if ( ({fif.wr_en, fif.rd_en} == 2'b11) ) begin //update_5
                             228 All False Count
Branch totals: 4 hits of 4 branches = 100.00%
                                  Count coming in to IF
if (fif.full)
            1
  64
                             65
                                               else if (fif.empty)
                             102 All False Count
Branch totals: 3 hits of 3 branches = 100.00%
-----TF Branch-----
                                  Count coming in to IF assign fif.full = (count == fif.FIFO_DEPTH)? 1 : 0;
                            113
  74
            1
  74
                                  assign fif.full = (count == fif.FIFO_DEPTH)? 1 : 0;
```

Branch Coverage:

Statement Coverage:	-		-		
Enabled Coverage	Bins	Hits	Misses	Coverage	
	====				
Statements	27	27	0	100.00%	

-----Statement Details-----

Statement Coverage for instance /top/DUT --

Line	Item	Count	Source
File FIFO.s	SV		module FIFO(fifo_if.DUT fif);
9			<pre>localparam max_fifo_addr = \$clog2(fif.FIFO_DEPTH);</pre>
10			
11			reg [fif.FIFO_WIDTH-1:0] mem [fif.FIFO_DEPTH-1:0];
12			
13			reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
14			reg [max_fifo_addr:0] count;
15			
16	1	1035	always @(posedge fif.clk or negedge fif.rst_n) begin
17			if (!fif.rst_n) begin
18	1	66	wr_ptr <= 0;
19	1	66	<pre>fif.overflow &lt;= 0; //update_2</pre>
20	1	66	fif.wr_ack <= 0; //update_2
21			end

# 2. Assertions Coverage

Assertions		12	12	0	100.00%
Name	File(Line)			Failure Count	Pass Count
/top/DUT/assert	rd ptr threshold				
	FIFO.sv(140)			0	1
/top/DUT/assert	wr ptr threshold				
- '' -	FIF0.sv(139)			0	1
/top/DUT/assert	, ,				
	FIF0.sv(138)			0	1
/top/DUT/assert	wr ptr wrap				
	FIF0.sv(137)			0	1
/top/DUT/assert	almost empty cond				
	FIF0.sv(136)			0	1
/top/DUT/assert	almost full cond				
	FIF0.sv(135)			0	1
/top/DUT/assert_	full flag assrt				
	FIF0.sv(134)			0	1
/top/DUT/assert_	_empty_flag_assrt				
	FIF0.sv(133)			0	1
/top/DUT/assert_	_underflow_detection	ı			
	FIF0.sv(132)			0	1
/top/DUT/assert_	_overflow_detection				
	FIF0.sv(131)			0	1
/top/DUT/assert_	_write_acknowledge				
	FIF0.sv(130)			0	1
/top/DUT/assert_	_reset_behavior				
	FIF0.sv(129)			0	1
Pranch Coverage:					
	ETEO	.sv(1	201		

/top/TEST/#ublk#217929410#22/immed\_\_23 fifo\_tb.sv(23) 0 1

Directive Coverage:

Directives 12 12 0 100.00%

DIRECTIVE COVERAGE:

Name	Design Unit	Design UnitType	_	File(Line)	Hits	Status
/top/DUT/coverrd_ptr_threshold	FIFO	Verilog	SVA	FIF0.sv(153)	969	Covered
/top/DUT/cover wr ptr threshold	FIFO	Verilog	SVA	FIF0.sv(152)	969	Covered
/top/DUT/cover_rd_ptr_wrap	FIFO	Verilog	SVA	FIF0.sv(151)	22	Covered
/top/DUT/cover_wr_ptr_wrap	FIFO	Verilog	SVA	FIFO.sv(150)	45	Covered
/top/DUT/coveralmost_empty_cond	FIFO	Verilog	SVA	FIF0.sv(149)	75	Covered
/top/DUT/coveralmost_full_cond	FIFO	Verilog	SVA	FIF0.sv(148)	206	Covered
/top/DUT/cover full flag assrt	FIFO	Verilog	SVA	FIF0.sv(147)	303	Covered
/top/DUT/coverempty_flag_assrt	FIFO	Verilog	SVA	FIF0.sv(146)	48	Covered
/top/DUT/coverunderflow_detection	FIFO	Verilog	SVA	FIF0.sv(145)	15	Covered
/top/DUT/coveroverflow_detection	FIFO	Verilog	SVA	FIF0.sv(144)	199	Covered
<pre>/top/DUT/coverwrite_acknowledge</pre>	FIFO	Verilog	SVA	FIF0.sv(143)	465	Covered
<pre>/top/DUT/coverreset_behavior</pre>	FIFO	Verilog	SVA	FIF0.sv(142)	33	Covered
Statement Coverage:						

# 3. Group Coverage

overgroup	Me	tric	Goal	Bins	Status
YPE /FIFO_coverage_pkg/FIFO_coverage/covgrp		.00%	100		Covered
covered/total bins:		66	66	_	
missing/total bins:		0	66	_	
% Hit:	100	.00%	100	_	
Coverpoint wr_cp		.00%	100	_	Covered
covered/total bins:	200	2	2	_	
missing/total bins:		0	2	_	
% Hit:	100	.00%	100	_	
bin auto[0]	100	295	1	_	Covered
bin auto[1]		707	1	_	Covered
Coverpoint rd cp	100	.00%	100	_	Covered
covered/total bins:	100	2	2	_	cover ed
missing/total bins:		0	2	_	
% Hit:	100	.00%	100	_	
bin auto[0]	100	704	1	_	Covered
bin auto[1]		298	1		Covered
Coverpoint ack cp	100	.00%	100		Covered
covered/total bins:	100	2	2		covered
missing/total bins:		0	2	_	
% Hit:	100	.00%	100	_	
bin auto[0]	100	527	1	_	Covered
bin auto[0]		475	1	_	Covered
Coverpoint over cp	100	.00%	100	-	Covered
covered/total bins:	100		2	-	Covered
missing/total bins:		2 0	2	-	
% Hit:	100	.00%	100	-	
bin auto[0]	100	732	1	_	Covered
bin auto[0]		270	1	-	Covered
Coverpoint full cp	100	.00%	100	-	Covered
	100		2	-	covered
<pre>covered/total bins: missing/total bins:</pre>		2 0	2	-	
% Hit:	100	.00%	100	-	
	100		100	-	Covered
bin auto[0] bin auto[1]		683 319	1	-	Covered
Coverpoint empty cp	100	.00%	100	_	Covered
cover point compty_cp	100	.00%	100		covered
bin auto[0]	683	1	-	Covered	
bin_auto[1]	319	1	-	Covered	
Coverpoint empty_cp	100.00%	100 2	_	Covered	
covered/total bins: missing/total bins:	0	2			
% Hit:	100.00%	100			
bin auto[0]	954	1	_	Covered	
bin auto[1]	48	1	-	Covered	
Coverpoint almostfull_cp	100.00%	100	-	Covered	
covered/total bins:	2	2	-		
missing/total bins:	0	2	-		
% Hit:	100.00%	100	-	C	
bin auto[0] bin auto[1]	791 211	1 1	_	Covered Covered	
Coverpoint almostempty_cp	100.00%	100	_	Covered	
covered/total bins:	2	2	_	coverea	
missing/total bins:	0	2	_		
% Hit:	100.00%	100	-		
bin auto[0]	924	1	-	Covered	
bin auto[1]	78	1	-	Covered	
Coverpoint under_cp	100.00%	100	-	Covered	
covered/total bins:	2	2	-		
missing/total bins: % Hit:	0 100.00%	2 100	-		
% HIT: bin auto[0]	982	100	-	Covered	
bin auto[0]	20	1	_	Covered	
Cross crs_1	100.00%	100	-	Covered	
	6	6	_		
covered/total bins:					
covered/total bins: missing/total bins: % Hit:	0 100.00%	6 100	-		

```
Auto, Default and User Defined Bins:
          bin <auto[1],auto[1],auto[1]>
                                                             132
                                                                                              Covered
          bin <auto[1],auto[0],auto[1]>
                                                                                              Covered
                                                             343
          bin <auto[1],auto[1],auto[0]>
                                                              71
                                                                                              Covered
         bin <auto[0],auto[1],auto[0]>
                                                                                              Covered
                                                              95
         bin <auto[1],auto[0],auto[0]>
                                                                                              Covered
                                                             161
         bin <auto[0],auto[0],auto[0]>
                                                                                              Covered
                                                             200
                                                                            1
     Illegal and Ignore Bins:
          ignore_bin ack_zero_wr
                                                                                              ZERO
Cross crs_2
                                                         100.00%
                                                                          100
                                                                                              Covered
     covered/total bins:
                                                               6
                                                                            6
     missing/total bins:
                                                                            6
                                                         100.00%
                                                                          100
     Auto, Default and User Defined Bins:
         bin <auto[1],auto[1],auto[1]>
                                                              79
                                                                                              Covered
                                                                            1
         bin <auto[1],auto[0],auto[1]>
                                                                                              Covered
                                                             191
                                                                            1
         bin <auto[1],auto[1],auto[0]>
                                                             124
                                                                                              Covered
                                                                            1
         bin <auto[0],auto[1],auto[0]>
                                                              95
                                                                            1
                                                                                              Covered
         bin <auto[1],auto[0],auto[0]>
                                                             313
                                                                            1
                                                                                              Covered
         bin <auto[0],auto[0],auto[0]>
                                                             200
                                                                            1
                                                                                              Covered
     Illegal and Ignore Bins:
          ignore_bin ack_zero_wr
                                                               0
                                                                                              ZERO
                                                         100.00%
                                                                          100
Cross crs_3
                                                                                              Covered
     covered/total bins:
                                                               6
                                                                            6
     missing/total bins:
                                                                            6
     % Hit:
                                                         100.00%
                                                                          100
     Auto, Default and User Defined Bins:
         bin <auto[1],auto[1],auto[0]>
                                                             203
                                                                            1
                                                                                              Covered
          bin <auto[0],auto[1],auto[0]>
                                                              95
                                                                            1
                                                                                              Covered
          bin <auto[1],auto[0],auto[1]>
                                                             259
                                                                            1
                                                                                              Covered
         bin <auto[1],auto[0],auto[0]>
                                                             245
                                                                            1
                                                                                              Covered
          bin <auto[0],auto[0],auto[1]>
                                                                                              Covered
         bin <auto[0],auto[0],auto[0]>
                                                             140
                                                                                              Covered
     Illegal and Ignore Bins:
         ignore_bin ack_zero_wr
                                                               0
                                                                                              ZERO
                                                         100.00%
Cross crs 4
                                                                          100
                                                                                              Covered
     covered/total bins:
                                                                            8
                                                               8
     missing/total bins:
                                                               0
                                                                            8
     % Hit:
                                                         100.00%
                                                                          100
     Auto, Default and User Defined Bins:
          bin <auto[1],auto[1],auto[1]>
                                                               6
                                                                                              Covered
          bin <auto[0],auto[1],auto[1]>
                                                              15
                                                                                              Covered
    Illegal and Ignore Bins:
       ignore_bin ack_zero_wr
                                                                                ZERO
                                                100.00%
Cross crs 4
                                                               100
                                                                                Covered
   covered/total bins:
    missing/total bins:
   % Hit:
                                                100.00%
                                                               100
   Auto, Default and User Defined Bins:
       bin <auto[1],auto[1],auto[1]>
                                                                                Covered
       bin <auto[0],auto[1],auto[1]>
                                                     15
                                                                                Covered
       bin <auto[1],auto[0],auto[1]>
                                                                                Covered
                                                     15
       bin <auto[0],auto[0],auto[1]>
                                                     12
                                                                                Covered
       bin <auto[1],auto[1],auto[0]>
bin <auto[0],auto[1],auto[0]>
                                                    197
                                                                                Covered
                                                     80
                                                                                Covered
       bin <auto[1],auto[0],auto[0]>
                                                    489
                                                                                Covered
       bin <auto[0],auto[0],auto[0]>
                                                    188
                                                                                Covered
Cross crs_5
                                                100.00%
                                                               100
                                                                                Covered
    covered/total bins:
   missing/total bins:
                                                100.00%
                                                               100
    % Hit:
   Auto, Default and User Defined Bins:
       bin <auto[1],auto[1],auto[1]>
                                                     96
                                                                                Covered
       bin <auto[0],auto[1],auto[1]>
                                                     32
                                                                                Covered
       bin <auto[1],auto[0],auto[1]>
                                                     41
                                                                                Covered
       bin <auto[0],auto[0],auto[1]>
bin <auto[1],auto[1],auto[0]>
                                                     42
                                                                                Covered
                                                                                Covered
                                                    107
       bin <auto[0],auto[1],auto[0]>
                                                     63
                                                                                Covered
       bin <auto[1],auto[0],auto[0]>
                                                    463
                                                                                Covered
       bin <auto[0],auto[0],auto[0]>
                                                    158
                                                                                Covered
Cross crs_6
                                                100.00%
                                                               100
                                                                                Covered
   covered/total bins:
   missing/total bins:
                                                 100.00%
                                                               100
   Auto, Default and User Defined Bins:
```

Covered

34

bin <auto[1],auto[1],auto[1]>

Auto, Detault and User Detined Bins:				
bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]>	96	1		Covered
bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]>	32	1		Covered
bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]>	41	1		Covered
bin <auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]>	42	1		Covered
bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]>	107	1		Covered
bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]>	63	1		Covered
bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]>	463	1		Covered
bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]>	158	1	_	Covered
Cross crs 6	100.00%	100	_	Covered
covered/total bins:	8	8	_	2012.24
missing/total bins:	0	8	_	
% Hit:	100.00%	100	_	
Auto, Default and User Defined Bins:				
bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]>	34	1	_	Covered
bin <auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]>	2	1	_	Covered
bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]>	28	1	_	Covered
bin <auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]>	14	1	_	Covered
bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]>	169	1	-	Covered
bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]>	93	1	_	Covered
bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]>	476	1	-	Covered
bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]>	186	1	-	Covered
Cross crs_7	100.00%	100	-	Covered
covered/total bins:	6	6	-	
missing/total bins:	0	6	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
<pre>bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]></pre>	14	1	-	Covered
<pre>bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]></pre>	189	1	-	Covered
bin <auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]>	6	1	-	Covered
<pre>bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></pre>	89	1	-	Covered
bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]>	504	1	-	Covered
<pre>bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></pre>	200	1	-	Covered
Illegal and Ignore Bins:				
ignore_bin ack_zero_wr	0		-	ZERO

TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1