

Digital Verification Using SystemVerilog and UVM

Project 1

Synchronous FIFO SV Verification

Name	Sohaila Ahmed Mohamed
Project 1	Synchronous FIFO

Project

Synchronous FIFO

Read the important notes and the requirements carefully at the end of the document.

Parameters

- FIFO_WIDTH: DATA in/out and memory word width (default: 16)
- FIFO_DEPTH: Memory depth (default: 8)

Ports

Port	Direction	Function
data_in	Input	Write Data: The input data bus used when writing the FIFO.
wr_en		Write Enable: If the FIFO is not full, asserting this signal causes data (on data_in) to be written into the FIFO
rd_en		Read Enable: If the FIFO is not empty, asserting this signal causes data (on data_out) to be read from the FIFO
clk		Clock signal
rst_n		Active low asynchronous reset
data_out	Output	Read Data: The sequential output data bus used when reading from the FIFO.
full		Full Flag: When asserted, this combinational output signal indicates that the FIFO is full. Write requests are ignored when the FIFO is full, initiating a write when the FIFO is full is not destructive to the contents of the FIFO.
almostfull		Almost Full: When asserted, this combinational output signal indicates that only one more write can be performed before the FIFO is full.
empty		Empty Flag: When asserted, this combinational output signal indicates that the FIFO is empty. Read requests are ignored when the FIFO is empty, initiating a read while empty is not destructive to the FIFO.
almostempty		Almost Empty: When asserted, this output combinational signal indicates that only one more read can be performed before the FIFO goes to empty.
overflow		Overflow: This sequential output signal indicates that a write request (wr_en) was rejected because the FIFO is full. Overflowing the FIFO is not destructive to the contents of the FIFO.
underflow		Underflow: This sequential output signal Indicates that the read request (rd_en) was rejected because the FIFO is empty. Under flowing the FIFO is not destructive to the FIFO.
wr_ack		Write Acknowledge: This sequential output signal indicates that a write request (wr_en) has succeeded.

A) Bugs Detection

1. The design file before

```
1 ///////////////////////////////////////////////////////////////////
2 // Author: Kareem Waseem
3 // Course: Digital Verification using SV & UVM
4 //
5 // Description: FIFO Design
6 //
7 ///////////////////////////////////////////////////////////////////
8 module FIFO(data_in, wr_en, rd_en, clk, rst_n, full, empty, almostfull, almostempty, wr_ack, overflow, underflow, data_out);
9     parameter FIFO_WIDTH = 16;
10    parameter FIFO_DEPTH = 8;
11    input [FIFO_WIDTH-1:0] data_in;
12    input clk, rst_n, wr_en, rd_en;
13    output reg [FIFO_WIDTH-1:0] data_out;
14    output reg wr_ack, overflow;
15    output full, empty, almostfull, almostempty, underflow;
16
17    localparam max_fifo_addr = $clog2(FIFO_DEPTH);
18
19    reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
20
21    reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
22    reg [max_fifo_addr:0] count;
23
24    always @(posedge clk or negedge rst_n) begin
25        if (!rst_n) begin
26            wr_ptr <= 0;
27        end
28        else if (wr_en && count < FIFO_DEPTH) begin
29            mem[wr_ptr] <= data_in;
30            wr_ack <= 1;
31            wr_ptr <= wr_ptr + 1;
32        end
33        else begin
34            wr_ack <= 0;
35            if (full & wr_en)
36                overflow <= 1;
37            else
38                overflow <= 0;
39        end
40    end
41
42    always @(posedge clk or negedge rst_n) begin
43        if (!rst_n) begin
44            rd_ptr <= 0;
45        end
46        else if (rd_en && count != 0) begin
47            data_out <= mem[rd_ptr];
48            rd_ptr <= rd_ptr + 1;
49        end
50    end
51
52    always @(posedge clk or negedge rst_n) begin
53        if (!rst_n) begin
54            count <= 0;
55        end
56        else begin
57            if ((wr_en, rd_en) == 2'b10) && !full)
58                count <= count + 1;
59            else if ((wr_en, rd_en) == 2'b01) && !empty)
60                count <= count - 1;
61        end
62    end
63
64    assign full = (count == FIFO_DEPTH)? 1 : 0;
65    assign empty = (count == 0)? 1 : 0;
66    assign underflow = (empty && rd_en)? 1 : 0;
67    assign almostfull = (count == FIFO_DEPTH-2)? 1 : 0;
68    assign almostempty = (count == 1)? 1 : 0;
69
70    endmodule
```

2. The design file after

```
8  module FIFO(fifo_if.DUT fif);
9  localparam max_fifo_addr = $clog2(fif.FIFO_DEPTH);
10
11  reg [fif.FIFO_WIDTH-1:0] mem [fif.FIFO_DEPTH-1:0];
12
13  reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
14  reg [max_fifo_addr:0] count;
15
16  always @(posedge fif.clk or negedge fif.rst_n) begin
17      if (!fif.rst_n) begin
18          wr_ptr <= 0;
19          fif.overflow <= 0; //update_2
20          fif.wr_ack <= 0; //update_2
21      end
22      else if (fif.wr_en && count < fif.FIFO_DEPTH) begin
23          mem[wr_ptr] <= fif.data_in;
24          fif.wr_ack <= 1;
25          wr_ptr <= wr_ptr + 1;
26      end
27      else begin
28          fif.wr_ack <= 0;
29          if (fif.full & fif.wr_en)
30              fif.overflow <= 1;
31          else
32              fif.overflow <= 0;
33      end
34  end
35
36  always @(posedge fif.clk or negedge fif.rst_n) begin
37      if (!fif.rst_n) begin
38          rd_ptr <= 0;
39          //fif.data_out <= 0; //update_3
40          fif.underflow <= 0; //update_3
41      end
42      else if (fif.rd_en && count != 0) begin
43          fif.data_out <= mem[rd_ptr];
44          rd_ptr <= rd_ptr + 1;
45      end
46      else begin //update_4
47          if (fif.empty & fif.rd_en)
48              fif.underflow <= 1;
49          else
50              fif.underflow <= 0;
51      end
52  end
53
54  always @(posedge fif.clk or negedge fif.rst_n) begin
55      if (!fif.rst_n) begin
56          count <= 0;
57      end
58      else begin
59          if ( ({fif.wr_en, fif.rd_en} == 2'b10) && !fif.full)
60              count <= count + 1;
61          else if ( ({fif.wr_en, fif.rd_en} == 2'b01) && !fif.empty)
62              count <= count - 1;
63          else if ( ({fif.wr_en, fif.rd_en} == 2'b11) ) begin //update_5
64              count <= count - 1;
65          end
66          else if ( ({fif.wr_en, fif.rd_en} == 2'b11) ) begin //update_5
67              if (fif.full)
68                  count <= count - 1;
69              else if (fif.empty)
70                  count <= count + 1;
71          end
72      end
73  end
74
75  assign fif.full = (count == fif.FIFO_DEPTH)? 1 : 0;
76  assign fif.empty = (count == 0)? 1 : 0;
77  //assign fif.underflow = (fif.empty && fif.rd_en)? 1 : 0; //incorrect implementation
78  assign fif.almostfull = (count == fif.FIFO_DEPTH-1)? 1 : 0; //update_1
79  assign fif.almostempty = (count == 1)? 1 : 0;
```

```

80 `ifdef SIM
81     property reset_behavior;
82         @(posedge fif.clk) (!fif.rst_n) |>= (!wr_ptr && !rd_ptr && !count);
83     endproperty
84
85     property write_acknowledge;
86         @(posedge fif.clk) disable iff(!fif.rst_n) (fif.wr_en && !fif.full) |>= (fif.wr_ack);
87     endproperty
88
89     property overflow_detection;
90         @(posedge fif.clk) disable iff(!fif.rst_n) (fif.wr_en && fif.full) |>= (fif.overflow);
91     endproperty
92
93     property underflow_detection;
94         @(posedge fif.clk) disable iff(!fif.rst_n) (fif.rd_en && fif.empty) |>= (fif.underflow);
95     endproperty
96
97     property empty_flag_assrt;
98         @(posedge fif.clk) disable iff(!fif.rst_n) (!count) |>= (fif.empty);
99     endproperty
100
101     property full_flag_assrt;
102         @(posedge fif.clk) disable iff(!fif.rst_n) (count == fif.FIFO_DEPTH) |>= (fif.full);
103     endproperty
104
105     property almost_full_cond;
106         @(posedge fif.clk) disable iff(!fif.rst_n) (count == fif.FIFO_DEPTH-1) |>= (fif.almostfull);
107     endproperty
108
109     property almost_empty_cond;
110         @(posedge fif.clk) disable iff(!fif.rst_n) (count == 1) |>= (fif.almostempty);
111     endproperty
112
113     property wr_ptr_wrap;
114         @(posedge fif.clk) disable iff(!fif.rst_n) (fif.wr_en && (wr_ptr == fif.FIFO_DEPTH-1) && !fif.full) |>= (!wr_ptr);
115     endproperty
116
117     property rd_ptr_wrap;
118         @(posedge fif.clk) disable iff(!fif.rst_n) (fif.rd_en && (rd_ptr == fif.FIFO_DEPTH-1)) |>= (!rd_ptr);
119     endproperty
120
121     property wr_ptr_threshold;
122         @(posedge fif.clk) disable iff(!fif.rst_n) wr_ptr < fif.FIFO_DEPTH;
123     endproperty
124
125     property rd_ptr_threshold;
126         @(posedge fif.clk) disable iff(!fif.rst_n) rd_ptr < fif.FIFO_DEPTH;
127     endproperty
128
129     assert property (reset_behavior);
130     assert property (write_acknowledge);
131     assert property (overflow_detection);
132     assert property (underflow_detection);
133     assert property (empty_flag_assrt);
134
135     assert property (full_flag_assrt);
136     assert property (almost_full_cond);
137     assert property (almost_empty_cond);
138     assert property (wr_ptr_wrap);
139     assert property (rd_ptr_wrap);
140     assert property (wr_ptr_threshold);
141     assert property (rd_ptr_threshold);
142
143     cover property (reset_behavior);
144     cover property (write_acknowledge);
145     cover property (overflow_detection);
146     cover property (underflow_detection);
147     cover property (empty_flag_assrt);
148     cover property (full_flag_assrt);
149     cover property (almost_full_cond);
150     cover property (almost_empty_cond);
151     cover property (wr_ptr_wrap);
152     cover property (rd_ptr_wrap);
153     cover property (wr_ptr_threshold);
154     cover property (rd_ptr_threshold);
155 `endif
156 endmodule

```

3. Bugs Report

- a) Outputs such as overflow, underflow, and wr_ack were not reset with the asynchronous reset.
- b) There was a typo in the almostfull threshold (was supposed to be -1, but instead it was -2).
- c) The underflow implementation was not correct (it should be the same as overflow, but with the rd_en and empty).
- d) In the count always block, the handle of the simultaneous read and write was missing

B) SV Test Files

1. Scoreboard

```
1  package FIFO_scoreboard_pkg;
2      import FIFO_transaction_pkg::*;
3      import cnt_pkg::*;
4
5  class FIFO_scoreboard;
6      parameter FIFO_WIDTH = 16;
7      parameter FIFO_DEPTH = 8;
8
9      Logic [FIFO_WIDTH-1:0] data_out_ref;
10
11      //we will use a queue for testing
12      Logic [FIFO_WIDTH-1:0] test_queue[$];
13
14      function void check_data(FIFO_transaction tr);
15          reference_model(tr);
16
17          if (data_out_ref != tr.data_out) begin
18              error_count = error_count + 1;
19              $display("Error at time %0t", $time);
20          end
21          else begin
22              correct_count = correct_count + 1;
23              $display("Correct implementation");
24          end
25      endfunction : check_data
26
27      function void reference_model(FIFO_transaction tr);
28          if(!tr.rst_n) begin
29              test_queue.delete();
30          end
31          else begin
32              if (tr.wr_en && tr.rd_en) begin
33                  if(test_queue.size() == 0)
34                      test_queue.push_back(tr.data_in);
35                  else if (test_queue.size() == FIFO_DEPTH)
36                      data_out_ref = test_queue.pop_front();
37                  else begin
38                      data_out_ref = test_queue.pop_front();
39                      test_queue.push_back(tr.data_in);
40                  end
41              end
42
43              else if (tr.wr_en && !tr.rd_en) begin
44                  if (test_queue.size() != FIFO_DEPTH)
45                      test_queue.push_back(tr.data_in);
46              end
47
48              else if (!tr.wr_en && tr.rd_en) begin
49                  if (test_queue.size() != 0)
50                      data_out_ref = test_queue.pop_front();
51              end
52
53          end
54
55      endfunction : reference_model
56  endclass : FIFO_scoreboard
57
58
59  endpackage : FIFO_scoreboard_pkg
```

2. Transaction

```
1  package FIFO_transaction_pkg;
2      parameter FIFO_WIDTH = 16;
3      parameter FIFO_DEPTH = 8;
4
5      class FIFO_transaction;
6          bit clk;
7          rand logic [FIFO_WIDTH-1:0] data_in;
8          rand logic rst_n, wr_en, rd_en;
9          logic [FIFO_WIDTH-1:0] data_out;
10         logic wr_ack, overflow;
11         logic full, empty, almostfull, almostempty, underflow;
12
13         int RD_EN_ON_DIST, WR_EN_ON_DIST;
14
15         function new(int RD_EN_ON_DIST = 30, int WR_EN_ON_DIST = 70);
16             this.RD_EN_ON_DIST = RD_EN_ON_DIST;
17             this.WR_EN_ON_DIST = WR_EN_ON_DIST;
18             wr_en = 0;
19             rd_en = 0;
20             rst_n = 1;
21             data_in = 0;
22         endfunction
23
24         constraint rst_c {
25             rst_n dist {1:=97, 0:=3};
26         }
27
28         constraint wr_c {
29             wr_en dist {1:=WR_EN_ON_DIST, 0:=(100-WR_EN_ON_DIST)};
30         }
31
32         constraint rd_c {
33             rd_en dist {1:=RD_EN_ON_DIST, 0:=(100-RD_EN_ON_DIST)};
34         }
35     endclass : FIFO_transaction
36
37 endpackage : FIFO_transaction_pkg
```

3. Coverage

```
1 package FIFO_coverage_pkg;
2 import FIFO_transaction_pkg::*;
3
4 class FIFO_coverage;
5     FIFO_transaction F_cvg_txn;
6
7     covergroup covgrp;
8         wr_cp: coverpoint F_cvg_txn.wr_en;
9         rd_cp: coverpoint F_cvg_txn.rd_en;
10        ack_cp: coverpoint F_cvg_txn.wr_ack;
11        over_cp: coverpoint F_cvg_txn.overflow;
12        full_cp: coverpoint F_cvg_txn.full;
13        empty_cp: coverpoint F_cvg_txn.empty;
14        almostfull_cp: coverpoint F_cvg_txn.almostfull;
15        almostempty_cp: coverpoint F_cvg_txn.almostempty;
16        under_cp: coverpoint F_cvg_txn.underflow;
17
18        crs_1: cross wr_cp,rd_cp,ack_cp{
19            ignore_bins ack_zero_wr = binsof(wr_cp) intersect {0} && binsof(ack_cp) intersect {1};
20        }
21        crs_2: cross wr_cp,rd_cp,over_cp{
22            ignore_bins ack_zero_wr = binsof(wr_cp) intersect {0} && binsof(over_cp) intersect {1};
23        }
24        crs_3: cross wr_cp,rd_cp,full_cp{
25            ignore_bins ack_zero_wr = binsof(rd_cp) intersect {1} && binsof(full_cp) intersect {1};
26        }
27        crs_4: cross wr_cp,rd_cp,empty_cp;
28
29        crs_5: cross wr_cp,rd_cp,almostfull_cp;
30        crs_6: cross wr_cp,rd_cp,almostempty_cp;
31        crs_7: cross wr_cp,rd_cp,under_cp{
32            ignore_bins ack_zero_wr = binsof(rd_cp) intersect {0} && binsof(under_cp) intersect {1};
33        }
34    endgroup : covgrp
35
36    function new();
37        covgrp = new;
38        F_cvg_txn = new;
39    endfunction
40
41    function void sample_data(FIFO_transaction F_txn);
42        F_cvg_txn = F_txn;
43        covgrp.sample();
44    endfunction
45 endclass : FIFO_coverage
46
47 endpackage : FIFO_coverage_pkg
```

- **Comment (Justification for ignored bins)**

- 1) wr_ack cross: wr_ack can't be high unless there is a write operation.
- 2) overflow cross: overflow can't be high unless there is a write operation taking place when the fifo is full.
- 3) full cross: if the fifo is full and there is a read operation the fifo will immediately turn to be almostfull so we can't capture this case.
- 4) underflow cross: underflow can't be high unless there is a read operation taking place when the fifo is empty.

4. monitor

```
1  import cnt_pkg::*;
2
3  import FIFO_transaction_pkg::*;
4  import FIFO_coverage_pkg::*;
5  import FIFO_scoreboard_pkg::*;
6  module monitor (fifo_if.MONITOR fif);
7      FIFO_transaction tr;
8      FIFO_scoreboard sb;
9      FIFO_coverage cv;
10
11
12      initial begin
13          tr = new();
14          cv = new();
15          sb = new();
16
17          forever begin
18              wait(etrigger.triggered);
19              @(negedge fif.clk);
20              tr.data_in = fif.data_in;
21              tr.wr_en = fif.wr_en;
22              tr.rd_en = fif.rd_en;
23              tr.rst_n = fif.rst_n;
24              tr.full = fif.full;
25              tr.empty = fif.empty;
26              tr.almostfull = fif.almostfull;
27              tr.almostempty = fif.almostempty;
28              tr.wr_ack = fif.wr_ack;
29              tr.overflow = fif.overflow;
30              tr.underflow = fif.underflow;
31              tr.data_out = fif.data_out;
32
33              fork
34                  begin
35                      cv.sample_data(tr);
36                  end
37                  begin
38                      sb.check_data(tr);
39                  end
40              join
41
42              if (test_finished) begin
43                  $display("Simulation Stopped");
44                  $display("error_count = %d, correct_count = %d",error_count, correct_count);
45                  $stop;
46              end
47          end
48      end
49  endmodule : monitor
50
```

5. Interface

```
1  interface fifo_if (input bit clk);
2
3      parameter FIFO_WIDTH = 16;
4      parameter FIFO_DEPTH = 8;
5
6      logic [FIFO_WIDTH-1:0] data_in;
7      logic rst_n, wr_en, rd_en;
8      logic [FIFO_WIDTH-1:0] data_out;
9      logic wr_ack, overflow;
10     logic full, empty, almostfull, almostempty, underflow;
11
12
13     modport DUT (input clk, data_in, rst_n, wr_en, rd_en, output data_out,wr_ack,overflow,
14         full, empty, almostfull, almostempty, underflow);
15
16     modport TEST (input clk, data_out,wr_ack,overflow, full, empty, almostfull, almostempty
17         , underflow, output data_in, rst_n, wr_en, rd_en);
18
19     modport MONITOR (input clk, data_out,wr_ack,overflow, full, empty, almostfull, almostempty
20         , underflow, data_in, rst_n, wr_en, rd_en);
21
22 endinterface : fifo_if
23
```

6. Top

```
1 module top ();
2     bit clk;
3
4     //clk generation
5     initial begin
6         clk = 0;
7         forever
8             #1 clk = ~clk;
9     end
10
11     fifo_if fif(clk);
12     FIFO_DUT(fif);
13     fifo_tb TEST(fif);
14     monitor MONITOR(fif);
15
16     always_comb begin
17         if(!fif.rst_n)
18             a_reset_asrt: assert final ((fif.wr_ack == 1'h0) && (fif.empty == 1'h1)
19                 && (fif.full == 1'h0) && (fif.overflow == 1'h0) && (fif.underflow == 1'h0) && (fif.almostfull == 1'h0)
20                 && (fif.almostempty == 1'h0));
21             a_reset_cov: cover final ((fif.wr_ack == 1'h0) && (fif.empty == 1'h1)
22                 && (fif.full == 1'h0) && (fif.overflow == 1'h0) && (fif.underflow == 1'h0) && (fif.almostfull == 1'h0)
23                 && (fif.almostempty == 1'h0));
24         end
25     end
26 endmodule : top
```

7. Test bench

```
1 import FIFO_transaction_pkg::*;
2 import cnt_pkg::*;
3 module fifo_tb (fifo_if.TEST fif);
4     FIFO_transaction txn;
5
6     initial begin
7         fif.data_in = 0;
8         fif.wr_en = 0;
9         fif.rd_en = 0;
10        txn = new();
11
12        //reset test
13        fif.rst_n = 0;
14        @(negedge fif.clk);
15        -> etrigger;
16
17        fif.rst_n = 1;
18
19        //random test
20        repeat(1000) begin
21            assert(txn.randomize());
22            fif.rst_n = txn.rst_n;
23            fif.data_in = txn.data_in;
24            fif.wr_en = txn.wr_en;
25            fif.rd_en = txn.rd_en;
26            @(negedge fif.clk);
27            -> etrigger;
28        end
29
30        //end the test
31        test_finished = 1;
32    end
33 endmodule : fifo_tb
```

8. Global counters and flags package

```
1 package cnt_pkg;
2     int test_finished = 0;
3     int error_count = 0;
4     int correct_count = 0;
5     event etrigger;
6 endpackage : cnt_pkg
```

C) Verification plan

1	Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
2	FIFO_1	when reset asserted, outputs, internal counters, and pointers value should be reseted	Directed at the start of the simulation then randomized with constraint to be off 97% of the time	cover all the reset values	immediate and concurrent assertions
3	FIFO_2	when wr_en is high and the fifo is not full, data_in should get in fifo and wr_ack should be high	randomized with constraint on wr_en to be on 70% of the time	cover all the wr_en and wr_ack values	A checker in the testbench to make sure the output is correct (data_out)+ concurrent assertion
4	FIFO_3	when rd_en is high and the fifo is not empty data_in should get out of the fifo and assigned to data_out	randomized with constraint on rd_en to be on 30% of the time	cover all the rd_en and data_in values	A checker in the testbench to make sure the output is correct (data_out)+ concurrent assertion
5	FIFO_4	when wr_en is high and the fifo is full, overflow should be high and no write operations will happen	randomized with constraint on wr_en to be on 70% of the time	cover all the overflow values values	A checker in the testbench to make sure the output is correct (data_out)+ concurrent assertion
6	FIFO_5	when rd_en is high and the fifo is empty underflow should be high and no write operations will happen	randomized with constraint on rd_en to be on 30% of the time	cover all the underflow values values	A checker in the testbench to make sure the output is correct (data_out)+ concurrent assertion
7	FIFO_6	when the fifo has only one location to be written, almostfull should be high	randomized	cover all the almostfull values values	A checker in the testbench to make sure the output is correct (data_out)+ concurrent assertion
8	FIFO_7	when the fifo has only one element, almostempty should be high	randomized	cover all the almostempty values values	A checker in the testbench to make sure the output is correct (data_out)+ concurrent assertion

D) Do file and src list

```
1 vlib work
2 vlog -f src_files.list +define+SIM +cover -covercells
3 vsim -voptargs=+acc top -cover
4 run 0
5 add wave -position insertpoint sim:/top/fif/*
6 add wave -position insertpoint sim:/top/DUT/*
7 add wave -position insertpoint sim:/top/DUT/mem
8 add wave -position insertpoint sim:/top/MONITOR/sb/test_queue
9 coverage save top.ucdb -onexit
10 run -all
```

src_files.list - Notepad





















































File Edit Format View Help

```
|cnt_pkg.sv
|fifo_if.sv
|FIFO.sv
|FIFO_transaction_pkg.sv
|FIFO_coverage_pkg.sv
|FIFO_scoreboard_pkg.sv
|fifo_tb.sv
|top.sv
|monitor.sv
```

E) QuestaSim snippets



Covergroups									
Name	Class Type	Coverage	Goal	% of Goal	Status	Included	Merge_instances	Get_inst_coverage	Comment
/FIFO_coverage_pkg/FIFO_coverage		100.00%							
TYPE covgrp		100.00%	100	100.00%			auto(1)		
CVP covgrp::wr_cp		100.00%	100	100.00%					
CVP covgrp::rd_cp		100.00%	100	100.00%					
CVP covgrp::ack_cp		100.00%	100	100.00%					
CVP covgrp::over_cp		100.00%	100	100.00%					
CVP covgrp::full_cp		100.00%	100	100.00%					
CVP covgrp::empty_cp		100.00%	100	100.00%					
CVP covgrp::almostfull_cp		100.00%	100	100.00%					
CVP covgrp::almostempty_cp		100.00%	100	100.00%					
CVP covgrp::under_cp		100.00%	100	100.00%					
CROSS covgrp::crs_1		100.00%	100	100.00%					
CROSS covgrp::crs_2		100.00%	100	100.00%					
CROSS covgrp::crs_3		100.00%	100	100.00%					
CROSS covgrp::crs_4		100.00%	100	100.00%					
CROSS covgrp::crs_5		100.00%	100	100.00%					
CROSS covgrp::crs_6		100.00%	100	100.00%					
CROSS covgrp::crs_7		100.00%	100	100.00%					

Cover Directives														
Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Included	Memory	Peak Memory	Peak Memory Time	Cumulative Threads
 /top/a_reset_cov	SVA		Off	71	1	Unli...	1	100%			0	0	0 ns	0
 /top/DUT/cover_rd_ptr...	SVA		Off	969	1	Unli...	1	100%			0	0	0 ns	0
 /top/DUT/cover_wr_ptr...	SVA		Off	969	1	Unli...	1	100%			0	0	0 ns	0
 /top/DUT/cover_rd_ptr...	SVA		Off	22	1	Unli...	1	100%			0	0	0 ns	0
 /top/DUT/cover_wr_ptr...	SVA		Off	45	1	Unli...	1	100%			0	0	0 ns	0
 /top/DUT/cover_almost...	SVA		Off	75	1	Unli...	1	100%			0	0	0 ns	0
 /top/DUT/cover_almost...	SVA		Off	206	1	Unli...	1	100%			0	0	0 ns	0
 /top/DUT/cover_full fla...	SVA		Off	303	1	Unli...	1	100%			0	0	0 ns	0
 /top/DUT/cover_empty...	SVA		Off	48	1	Unli...	1	100%			0	0	0 ns	0
 /top/DUT/cover_underfl...	SVA		Off	15	1	Unli...	1	100%			0	0	0 ns	0
 /top/DUT/cover_overflow...	SVA		Off	199	1	Unli...	1	100%			0	0	0 ns	0
 /top/DUT/cover_write_a...	SVA		Off	465	1	Unli...	1	100%			0	0	0 ns	0
 /top/DUT/cover_reset_b...	SVA		Off	33	1	Unli...	1	100%			0	0	0 ns	0

Assertions													
Name	Assertion Type	Language	Enable	Failure Count	Pass Count	Active Count	Memory	Peak Memory	Peak Memory Time	Cumulative Threads	ATV	Assertion Expression	Include
/top/a_reset_ast	Immediate	SVA	on	0	1	-	-	-	-	-	off	assert (~ff.wr_ack&ff.empty...	✓
/top/DUT/assert_reset_behavior	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@(posedge ff.clk) (~ff...	✓
/top/DUT/assert_write_acknowledge	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@(posedge ff.clk) disa...	✓
/top/DUT/assert_overflow_detection	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@(posedge ff.clk) disa...	✓
/top/DUT/assert_underflow_detection	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@(posedge ff.clk) disa...	✓
/top/DUT/assert_empty_flag_ast	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@(posedge ff.clk) disa...	✓
/top/DUT/assert_full_flag_ast	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@(posedge ff.clk) disa...	✓
/top/DUT/assert_almost_full_cond	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@(posedge ff.clk) disa...	✓
/top/DUT/assert_almost_empty_cond	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@(posedge ff.clk) disa...	✓
/top/DUT/assert_wr_ptr_virap	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@(posedge ff.clk) disa...	✓
/top/DUT/assert_rd_ptr_virap	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@(posedge ff.clk) disa...	✓
/top/DUT/assert_wr_ptr_threshold	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@(posedge ff.clk) disa...	✓
/top/DUT/assert_rd_ptr_threshold	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@(posedge ff.clk) disa...	✓
/top/TEST/#ublk:#217929410#22/Immed_23	Immediate	SVA	on	0	1	-	-	-	-	-	off	assert (randomize(...))	✓

```

Transcript
# Correct implementation
# Correct implementation
# Correct implementation
# Correct implementation
# Correct implementation
# Correct implementation
# Correct implementation
# Correct implementation
# Simulation Stopped
# error_count = 0, correct_count = 1001
# ** Note: $stop : monitor.sv(45)
# Time: 2004 ns Iteration: 1 Instance: /top/MONITOR
# Break in Module monitor at monitor.sv line 45
VSIM(paused)>

```

F) Coverage

1. Toggle, Branch and Statement

```
=====
Toggle Coverage:
  Enabled Coverage      Bins      Hits      Misses  Coverage
  -----
  Toggles               86       86        0   100.00%

=====Toggle Details=====

Toggle Coverage for instance /top/fif --

      Node      1H->0L      0L->1H  "Coverage"
      -----
almostempty      1          1    100.00
almostfull       1          1    100.00
      clk        1          1    100.00
data_in[15-0]    1          1    100.00
data_out[15-0]   1          1    100.00
      empty      1          1    100.00
      full       1          1    100.00
overflow         1          1    100.00
      rd_en      1          1    100.00
      rst_n      1          1    100.00
underflow        1          1    100.00
      wr_ack     1          1    100.00
      wr_en      1          1    100.00

Total Node Count   =      43
Toggled Node Count =      43
Untoggled Node Count =      0

Toggle Coverage    =    100.00% (86 of 86 bins)
```

```

Branch Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
  -----
  Branches              27      27      0    100.00%

```

=====Branch Details=====

Branch Coverage for instance /top/DUT

```

  Line      Item      Count    Source
  ----      -
File FIFO.sv
-----IF Branch-----
  17              1035    Count coming in to IF
  17      1          66    if (!fif.rst_n) begin

  22      1          475    else if (fif.wr_en && count < fif.FIFO_DEPTH) begin

  27      1          494    else begin

```

Branch totals: 3 hits of 3 branches = 100.00%

```

-----IF Branch-----
  29              494    Count coming in to IF
  29      1          211    if (fif.full & fif.wr_en)

  31      1          283    else

```

Branch totals: 2 hits of 2 branches = 100.00%

```

-----IF Branch-----
  37              1035    Count coming in to IF
  37      1          66    if (!fif.rst_n) begin

  42      1          272    else if (fif.rd_en && count != 0) begin

  46      1          697    else begin //update_4

```

Branch totals: 3 hits of 3 branches = 100.00%

```

-----IF Branch-----
  47              697    Count coming in to IF

```

<

```

-----IF Branch-----|
  47              697    Count coming in to IF
  47      1          15    if (fif.empty & fif.rd_en)

  49      1          682    else

```

Branch totals: 2 hits of 2 branches = 100.00%

```

-----IF Branch-----
  55              899    Count coming in to IF
  55      1          66    if (!fif.rst_n) begin

  58      1          833    else begin

```

Branch totals: 2 hits of 2 branches = 100.00%

```

-----IF Branch-----
  59              833    Count coming in to IF
  59      1          343    if ( ({fif.wr_en, fif.rd_en} == 2'b10) && !fif.full)

  61      1          85    else if ( ({fif.wr_en, fif.rd_en} == 2'b01) && !fif.empty)

  63      1          177    else if ( ({fif.wr_en, fif.rd_en} == 2'b11) ) begin //update_5

  228    All False Count

```

Branch totals: 4 hits of 4 branches = 100.00%

```

-----IF Branch-----
  64              177    Count coming in to IF
  64      1          65    if (fif.full)

  66      1          10    else if (fif.empty)

  102    All False Count

```

Branch totals: 3 hits of 3 branches = 100.00%

```

-----IF Branch-----
  74              536    Count coming in to IF
  74      1          113    assign fif.full = (count == fif.FIFO_DEPTH)? 1 : 0;

  74      2          423    assign fif.full = (count == fif.FIFO_DEPTH)? 1 : 0;

```

Statement Coverage:				
Enabled Coverage	Bins	Hits	Misses	Coverage
Statements	27	27	0	100.00%

=====Statement Details=====

Statement Coverage for instance /top/DUT --

Line	Item	Count	Source
----	----	----	-----
File FIFO.sv			
8			module FIFO(fifo_if.DUT fif);
9			localparam max_fifo_addr = \$clog2(fif.FIFO_DEPTH);
10			
11			reg [fif.FIFO_WIDTH-1:0] mem [fif.FIFO_DEPTH-1:0];
12			
13			reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
14			reg [max_fifo_addr:0] count;
15			
16	1	1035	always @(posedge fif.clk or negedge fif.rst_n) begin
17			if (!fif.rst_n) begin
18	1	66	wr_ptr <= 0;
19	1	66	fif.overflow <= 0; //update_2
20	1	66	fif.wr_ack <= 0; //update_2
21			end

2. Assertions Coverage

Assertion Coverage:
Assertions 12 12 0 100.00%

Name	File(Line)	Failure Count	Pass Count
/top/DUT/assert__rd_ptr_threshold	FIFO.sv(140)	0	1
/top/DUT/assert__wr_ptr_threshold	FIFO.sv(139)	0	1
/top/DUT/assert__rd_ptr_wrap	FIFO.sv(138)	0	1
/top/DUT/assert__wr_ptr_wrap	FIFO.sv(137)	0	1
/top/DUT/assert__almost_empty_cond	FIFO.sv(136)	0	1
/top/DUT/assert__almost_full_cond	FIFO.sv(135)	0	1
/top/DUT/assert__full_flag_assrt	FIFO.sv(134)	0	1
/top/DUT/assert__empty_flag_assrt	FIFO.sv(133)	0	1
/top/DUT/assert__underflow_detection	FIFO.sv(132)	0	1
/top/DUT/assert__overflow_detection	FIFO.sv(131)	0	1
/top/DUT/assert__write_acknowledge	FIFO.sv(130)	0	1
/top/DUT/assert__reset_behavior	FIFO.sv(129)	0	1

Branch Coverage:

FIFO.sv(129)	0	1
/top/TEST/#ublk#217929410#22/immed__23		
fifo_tb.sv(23)	0	1

Directive Coverage:
Directives 12 12 0 100.00%

DIRECTIVE COVERAGE:

Name	Design Unit	Design UnitType	Lang	File(Line)	Hits	Status
/top/DUT/cover__rd_ptr_threshold	FIFO	Verilog	SVA	FIFO.sv(153)	969	Covered
/top/DUT/cover__wr_ptr_threshold	FIFO	Verilog	SVA	FIFO.sv(152)	969	Covered
/top/DUT/cover__rd_ptr_wrap	FIFO	Verilog	SVA	FIFO.sv(151)	22	Covered
/top/DUT/cover__wr_ptr_wrap	FIFO	Verilog	SVA	FIFO.sv(150)	45	Covered
/top/DUT/cover__almost_empty_cond	FIFO	Verilog	SVA	FIFO.sv(149)	75	Covered
/top/DUT/cover__almost_full_cond	FIFO	Verilog	SVA	FIFO.sv(148)	206	Covered
/top/DUT/cover__full_flag_assrt	FIFO	Verilog	SVA	FIFO.sv(147)	303	Covered
/top/DUT/cover__empty_flag_assrt	FIFO	Verilog	SVA	FIFO.sv(146)	48	Covered
/top/DUT/cover__underflow_detection	FIFO	Verilog	SVA	FIFO.sv(145)	15	Covered
/top/DUT/cover__overflow_detection	FIFO	Verilog	SVA	FIFO.sv(144)	199	Covered
/top/DUT/cover__write_acknowledge	FIFO	Verilog	SVA	FIFO.sv(143)	465	Covered
/top/DUT/cover__reset_behavior	FIFO	Verilog	SVA	FIFO.sv(142)	33	Covered

Statement Coverage:

3. Group Coverage

COVERGROUP COVERAGE:

Covergroup	Metric	Goal	Bins	Status
TYPE /FIFO_coverage_pkg/FIFO_coverage/covgrp	100.00%	100	-	Covered
covered/total bins:	66	66	-	
missing/total bins:	0	66	-	
% Hit:	100.00%	100	-	
Coverpoint wr_cp	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	295	1	-	Covered
bin auto[1]	707	1	-	Covered
Coverpoint rd_cp	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	704	1	-	Covered
bin auto[1]	298	1	-	Covered
Coverpoint ack_cp	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	527	1	-	Covered
bin auto[1]	475	1	-	Covered
Coverpoint over_cp	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	732	1	-	Covered
bin auto[1]	270	1	-	Covered
Coverpoint full_cp	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	683	1	-	Covered
bin auto[1]	319	1	-	Covered
Coverpoint empty_cp	100.00%	100	-	Covered
bin auto[0]	683	1	-	Covered
bin auto[1]	319	1	-	Covered
Coverpoint empty_cp	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	954	1	-	Covered
bin auto[1]	48	1	-	Covered
Coverpoint almostfull_cp	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	791	1	-	Covered
bin auto[1]	211	1	-	Covered
Coverpoint almostempty_cp	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	924	1	-	Covered
bin auto[1]	78	1	-	Covered
Coverpoint under_cp	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	982	1	-	Covered
bin auto[1]	20	1	-	Covered
Cross crs_1	100.00%	100	-	Covered
covered/total bins:	6	6	-	
missing/total bins:	0	6	-	
% Hit:	100.00%	100	-	

Auto, Default and User Defined Bins:				
bin <auto[1],auto[1],auto[1]>	132	1	-	Covered
bin <auto[1],auto[0],auto[1]>	343	1	-	Covered
bin <auto[1],auto[1],auto[0]>	71	1	-	Covered
bin <auto[0],auto[1],auto[0]>	95	1	-	Covered
bin <auto[1],auto[0],auto[0]>	161	1	-	Covered
bin <auto[0],auto[0],auto[0]>	200	1	-	Covered
Illegal and Ignore Bins:				
ignore_bin ack_zero_wr	0		-	ZERO
Cross crs_2	100.00%	100	-	Covered
covered/total bins:	6	6	-	
missing/total bins:	0	6	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin <auto[1],auto[1],auto[1]>	79	1	-	Covered
bin <auto[1],auto[0],auto[1]>	191	1	-	Covered
bin <auto[1],auto[1],auto[0]>	124	1	-	Covered
bin <auto[0],auto[1],auto[0]>	95	1	-	Covered
bin <auto[1],auto[0],auto[0]>	313	1	-	Covered
bin <auto[0],auto[0],auto[0]>	200	1	-	Covered
Illegal and Ignore Bins:				
ignore_bin ack_zero_wr	0		-	ZERO
Cross crs_3	100.00%	100	-	Covered
covered/total bins:	6	6	-	
missing/total bins:	0	6	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin <auto[1],auto[1],auto[0]>	203	1	-	Covered
bin <auto[0],auto[1],auto[0]>	95	1	-	Covered
bin <auto[1],auto[0],auto[1]>	259	1	-	Covered
bin <auto[1],auto[0],auto[0]>	245	1	-	Covered
bin <auto[0],auto[0],auto[1]>	60	1	-	Covered
bin <auto[0],auto[0],auto[0]>	140	1	-	Covered
Illegal and Ignore Bins:				
ignore_bin ack_zero_wr	0		-	ZERO
Cross crs_4	100.00%	100	-	Covered
covered/total bins:	8	8	-	
missing/total bins:	0	8	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin <auto[1],auto[1],auto[1]>	6	1	-	Covered
bin <auto[0],auto[1],auto[1]>	15	1	-	Covered
Illegal and Ignore Bins:				
ignore_bin ack_zero_wr	0		-	ZERO
Cross crs_4	100.00%	100	-	Covered
covered/total bins:	8	8	-	
missing/total bins:	0	8	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin <auto[1],auto[1],auto[1]>	6	1	-	Covered
bin <auto[0],auto[1],auto[1]>	15	1	-	Covered
bin <auto[1],auto[0],auto[1]>	15	1	-	Covered
bin <auto[0],auto[0],auto[1]>	12	1	-	Covered
bin <auto[1],auto[1],auto[0]>	197	1	-	Covered
bin <auto[0],auto[1],auto[0]>	80	1	-	Covered
bin <auto[1],auto[0],auto[0]>	489	1	-	Covered
bin <auto[0],auto[0],auto[0]>	188	1	-	Covered
Cross crs_5	100.00%	100	-	Covered
covered/total bins:	8	8	-	
missing/total bins:	0	8	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin <auto[1],auto[1],auto[1]>	96	1	-	Covered
bin <auto[0],auto[1],auto[1]>	32	1	-	Covered
bin <auto[1],auto[0],auto[1]>	41	1	-	Covered
bin <auto[0],auto[0],auto[1]>	42	1	-	Covered
bin <auto[1],auto[1],auto[0]>	107	1	-	Covered
bin <auto[0],auto[1],auto[0]>	63	1	-	Covered
bin <auto[1],auto[0],auto[0]>	463	1	-	Covered
bin <auto[0],auto[0],auto[0]>	158	1	-	Covered
Cross crs_6	100.00%	100	-	Covered
covered/total bins:	8	8	-	
missing/total bins:	0	8	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin <auto[1],auto[1],auto[1]>	34	1	-	Covered

Auto, Default and User Defined Bins:				
bin <auto[1],auto[1],auto[1]>	96	1	-	Covered
bin <auto[0],auto[1],auto[1]>	32	1	-	Covered
bin <auto[1],auto[0],auto[1]>	41	1	-	Covered
bin <auto[0],auto[0],auto[1]>	42	1	-	Covered
bin <auto[1],auto[1],auto[0]>	107	1	-	Covered
bin <auto[0],auto[1],auto[0]>	63	1	-	Covered
bin <auto[1],auto[0],auto[0]>	463	1	-	Covered
bin <auto[0],auto[0],auto[0]>	158	1	-	Covered
Cross crs_6	100.00%	100	-	Covered
covered/total bins:	8	8	-	
missing/total bins:	0	8	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin <auto[1],auto[1],auto[1]>	34	1	-	Covered
bin <auto[0],auto[1],auto[1]>	2	1	-	Covered
bin <auto[1],auto[0],auto[1]>	28	1	-	Covered
bin <auto[0],auto[0],auto[1]>	14	1	-	Covered
bin <auto[1],auto[1],auto[0]>	169	1	-	Covered
bin <auto[0],auto[1],auto[0]>	93	1	-	Covered
bin <auto[1],auto[0],auto[0]>	476	1	-	Covered
bin <auto[0],auto[0],auto[0]>	186	1	-	Covered
Cross crs_7	100.00%	100	-	Covered
covered/total bins:	6	6	-	
missing/total bins:	0	6	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin <auto[1],auto[1],auto[1]>	14	1	-	Covered
bin <auto[1],auto[1],auto[0]>	189	1	-	Covered
bin <auto[0],auto[1],auto[1]>	6	1	-	Covered
bin <auto[0],auto[1],auto[0]>	89	1	-	Covered
bin <auto[1],auto[0],auto[0]>	504	1	-	Covered
bin <auto[0],auto[0],auto[0]>	200	1	-	Covered
Illegal and Ignore Bins:				
ignore_bin ack_zero_wr	0		-	ZERO

TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1