





ACEPACK 2 power module, fourpack topology, 1200 V, 13 m Ω typ. SiC Power MOSFET gen.2 with NTC





Features

- · Fourpack topology
- ACEPACK 2 power module
 - 13 m Ω of typical R_{DS(on)} each switch
 - Insulation voltage UL certified of 2.5 kVrms
 - Integrated NTC temperature sensor
 - DBC Cu-Al₂O₃-Cu based
 - Press fit contact pins

Applications

DC/DC converter

Description

This ACEPACK 2 power module in fourpack topology integrates advanced silicon carbide Power MOSFET technology from STMicroelectronics. The module leverages the innovative properties of the wide-bandgap SiC material and a high-thermal-performance substrate. The result is exceptionally low on-resistance per unit area and excellent switching performance that is virtually independent of temperature. An NTC sensor completes the design.



Product status link

A2F12M12W2-F1

Product summary			
Order code	A2F12M12W2-F1		
Marking	A2F12M12W2-F1		
Package	ACEPACK 2		
Leads type	Press fit		
Packing Tray			



1 Electrical rating

 T_J = 25 °C unless otherwise specified.

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	1200	V
V	Gate-source voltage	-10 to 22	V
V _{GS}	Gate-source voltage, recommended operating values	-5 to 18	_ v
I _D	Drain current (continuous) at T _H = 25 °C	75	Α
I _{DM} ⁽¹⁾	Repetitive peak drain current	150	Α
TJ	Maximum junction temperature	175	°C
1,1	Operating junction temperature range under switching conditions	-40 to 150	

^{1.} Pulse width limited by maximum junction temperature.

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thJH}	Thermal resistance, junction-to-heat sink (TIM = 80 μ m, λ = 3 W•m ⁻¹ •°C ⁻¹)	0.43	°C/W

DS13840 - Rev 3 page 2/15



2 Electrical characteristics

Table 3. On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}$, $I_D = 1 \text{ mA}$	1200			V
D	Otatia duain assuras an assistance	V _{GS} = 18 V , I _D = 75 A		13	17	0
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 18 V , I _D = 75 A,T _J = 150 °C		20		mΩ
V _{GS(th)}	Gate threshold voltage	I _D = 10 mA, V _{DS} = V _{GS} 1.9 3		3.0	4.9	V
I _{DSS}	Zero gate voltage drain current	V _{DS} = 1200 V, V _{GS} = 0 V			200	μΑ
I _{GSS}	Gate-body leakage current	$V_{DS} = 0$, $V_{GS} = -10$ to 22 V			±1	μA
C _{iss}	Input capacitance			7000		pF
C _{oss}	Output capacitance	f = 1 MHz, V _{DS} = 800 V, V _{GS} = 0 V		440		pF
C _{rss}	Reverse transfer capacitance			56		pF
R _G	Intrinsic gate resistance	f = 1 MHz, I _D = 0 A		1		Ω
Qg	Total gate charge	V 000 V V 5 4 40 V		294		nC
Q _{gs}	Gate-source charge	$V_{DD} = 800 \text{ V}, V_{GS} = -5 \text{ to } 18 \text{ V},$		65		nC
Q _{gd}	Gate-drain charge	I _D = 100 A		109		nC

Table 4. Switching energy

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
E _{on}	Turn-on switching energy	V _{DD} = 800 V, I _D = 75 A,	-	1.48	-	mJ
E _{off}	Turn-off switching energy	V_{GS} = -5 to 18 V, R_G = 5.6 Ω	-	0.35	-	IIIJ
E _{on}	Turn-on switching energy	V _{DD} = 800 V, I _D = 75 A,	-	1.51	-	
E _{off}	Turn-off switching energy	V_{GS} = -5 to 18 V, R_G = 5.6 Ω T_J = 150 °C	-	0.32	-	mJ

Table 5. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SD}	Forward on voltage drop	V _{GS} = 0 V, I _{SD} = 75 A	-	2.9	-	V
t _{rr}	Reverse recovery time	I _{SD} = 75 A, V _{DD} = 800 V, V _{GS} = -5 V	-	42	-	ns
Q _{rr}	Reverse recovery charge		-	896	-	nC
I _{RRM}	Reverse recovery current		-	60	-	Α
E _{rr}	Reverse recovery energy		-	336	-	μJ

DS13840 - Rev 3 page 3/15



2.1 Electrical characteristics (curves)

Figure 1. Typical output characteristics $(T_J = -40^{\circ}C)$




Figure 2. Typical output characteristics (T_J = 25°C)




Figure 3. Typical output characteristics (T_J = 150 °C)




Figure 4. Typical transfer characteristics




Figure 5. Typical diode foward charcteristics (terminal)





Figure 6. Typical gate charge characteristics



DS13840 - Rev 3 page 4/15



Figure 7. Typical switching energy vs drain current $(T_J = 25 \, ^{\circ}\text{C})$




Figure 8. Typical switching energy vs drain current (T_J = 150 °C)




Figure 9. Typical switching energy vs gate resistance $(T_{.1} = 25 \text{ °C})$




Figure 10. Typical switching energy vs gate resistance (T_{.1} = 150 °C)




Figure 11. Typical switching energy vs temperature





Figure 12. Typical switching energy vs V_{GS} ($T_J = 25$ °C)



DS13840 - Rev 3 page 5/15



Figure 13. Typical switching energy vs V_{GS} (T_J = 150 °C)





Figure 14. Maximum transient thermal impedance



DS13840 - Rev 3 page 6/15



3 NTC

Table 6. Absolute maximum ratings for NTC temperature sensor, considered as stand-alone

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
R ₂₅	Resistance rating	T = 25 °C		5		kΩ
R ₁₀₀	Resistance rating	T 400.00		493		Ω
ΔR ₁₀₀ /R	Resistance tolerance	T = 100 °C	-5		5	%
В	B value	T = 25 to 50 °C		3375		К
В		T = 25 to 85 °C		3411		
Т	Operating temperature range		-40		150	°C

Figure 15. NTC typical resistance vs temperature





Figure 16. NTC resistance vs temperature, zoom



DS13840 - Rev 3 page 7/15



4 Package

Table 7. ACEPACK 2 package

Symbol	Parameter	Min.	Тур.	Max.	Unit
V _{ISO}	Isolation withstand voltage applied between each pin and heat sink plate (AC voltage, t = 60 s)	2.5			kVrms
M _d	Mounting torque (M4 screw)	2.0		2.3	N•m
СТІ	Comparative tracking index	200			
L _s	Stray inductance module loop		12		nH
T _{stg}	Storage temperature range	-40		125	°C

DS13840 - Rev 3 page 8/15



5 Electrical topology and pin description

Figure 17. Electrical topology and pin description





Figure 18. Package top view with pinout



GADG051020211046SA

DS13840 - Rev 3 page 9/15




6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

6.1 ACEPACK 2 fourpack press fit package information

Figure 19. ACEPACK 2 fourpack press fit package outline (dimensions are in mm)



8569722_12_fourpack_press_fit

DS13840 - Rev 3 page 10/15




Table 8. ACEPACK 2 fourpack press fit mechanical data


Di	mm				
Dim.	Min.	Тур.	Max.		
А	47.70	48.00	48.30		
A1	42.30	42.50	42.70		
A2		37.00 REF			
В	56.40	56.70	57.00		
B1	50.85	51.00	51.15		
B2	22.40	22.70	23.00		
В3		52.70 REF			
С	62.30	62.80	63.30		
C1	52.90	53.00	53.10		
C2	16.20	16.40	16.60		
C3	4.40	4.50	4.60		
D	11.65	12.00	12.35		
D1	15.90	16.40	16.90		
D2	1.10	1.30	1.50		
D3	2.30	2.50	2.70		
D4			8.50		
t	0.30	0.40	0.50		
θ	52°	60°	68°		
θ1		45°			
е		3.20 BSC			
d1		2.30 REF			
ch		3.50 REF			

DS13840 - Rev 3 page 11/15



Figure 20. ACEPACK 2 fourpack press fit recommended PCB holes layout (dimensions are in mm)





8569722_12_fourpack_press_fit_holes_layout

DS13840 - Rev 3 page 12/15



Revision history

Table 9. Document revision history

Date	Revision	Changes
18-Oct-2021	1	First release.
		Updated the description in cover page, Table 2. Thermal data, Table 3. Electrical
		characteristics and Table 5. Source drain diode.
01-Feb-2022	2	Updated Table 7. ACEPACK 2 package.
		Added Section 4 Electrical characteristics (curves).
		Minor text changes.
		Updated title, features and description in cover page.
11-Feb-2022	3	Updated Section 1 Electrical rating, Section 3 NTC, Section 4 Package and Section 5 Electrical topology and pin description.
		Added Section 2 Electrical characteristics.
		Minor text changes.

DS13840 - Rev 3 page 13/15



Contents

1	Elec	ctrical rating	2
2	Elec	ctrical characteristics	3
		Electrical characteristics (curves)	
3	NTC	>	7
4	Pac	kage	8
5	Elec	ctrical topology and pin description	9
6	Pac	kage information	10
	6.1	ACEPACK 2 fourpack press fit package information	10
Rev	/ision	history	13



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics - All rights reserved

DS13840 - Rev 3 page 15/15