

### LDO WITH HIGH PSRR VL804: ANALOG POWER IC DESIGN

MAY 10, 2024

- 1. Malobi Mukherjee MS2023006
- 2. Vartika Barnwal MT2023535
- 3. Akhil Ganesh Asati -MT2023502
- 4. Pratikkumar AshokKumar Solanki MT2023527



#### **CONTENTS**

- Specification Table
- Circuit Diagram
- Key Challenges Addressed
- Theoretical analysis or Design approach
- Simulation result-1 (DC-operating points Schematic snapshot)
- Simulation result-2 (AC analysis/Loop gain, plots)
- Simulation result-3 (PSRR plots)
- Simulation result-4(Load transient plots)
- Simulation result-6 (Line and Load regulation plots)
- Simulation Results Table
- Backup Paper and Project Slides

#### **☐** Key Challenges Addressed

- Increase PSRR Value by using suitable value of Cc Miller Capacitance
- Enhance the value of PSRR at High Frequency (MHz) range
- Implemented paper A 65-nm CMOS Low Dropout Regulator Featuring >60-dB PSRR Over 10-MHz
   Frequency Range and 100-mA Load Current Range


#### **☐** Reference Paper Specification Table

nm mA V V V	65 NMOS 100 1.2 1	180 8-45 5	130 25 >1.15	180 200 1.8-2.5	90 140 >1.15	180 PMOS
mA V V V	NMOS 100 1.2	8-45	25 >1.15	200	140	
V V V	100 1.2 1		>1.15			PMOS
V V V	1.2		>1.15			
V	1			1.8-2.5	\1 1E	
V		5			>1.15	
	80		1	1.6-2.5	1	
ПE			>0.15	0.2	>0.15	0.178
a i	4.7			1		
uV/mA	10					1 / 1
uA	40		50	0.6-160	33-145	5.6-35.6
mV	2					28.7
mV	4					36.36
mA	100	50	25	200		250
dB	89		60		53	80
dB	70	70	67	40.5	62	70
dB	62	57	56		56	60
uA	100					
dB	81				1	
dB	75					
dB	91					
mm^2	0.048		0.0049	0.037	0.015	0.12
mA	50				1 A	
mV/V		0.0397	26	4.86		
mV/mA		0.00018	0.048	0.055	0.043	0.112
	uF uV/mA uA mV mV mA  dB dB dB uA dB dB uA dB mm^2 mA mV/V	uF       4.7         uV/mA       10         uA       40         mV       2         mV       4         mA       100         dB       89         dB       70         dB       62         uA       100         dB       81         dB       91         mm^2       0.048         mA       50	uF       4.7         uV/mA       10         uA       40         mV       2         mV       4         mA       100       50         dB       89         dB       70       70         dB       62       57         uA       100       4         dB       81       4         dB       75       4         dB       91       4         mA       50       50         mV/V       0.0397	uF       4.7         uV/mA       10         uA       40         mV       2         mV       4         mA       100         50       25         dB       89         dB       60         dB       62         57       56         uA       100         dB       81         dB       75         dB       91         mm^2       0.048         mV/V       0.0397	uF       4.7       1         uV/mA       10       50       0.6-160         mV       2       50       0.6-160         mV       4       50       25       200         mA       100       50       25       200         dB       89       60       67       40.5         dB       62       57       56       67       40.5         dB       81       60	uF       4.7       1       1         uV/mA       10       0.6-160       33-145         mV       2       0.6-160       33-145         mV       4       0.6-160       33-145         mV       4       0.6-160       33-145         mV       4       0.6-160       33-145         mV       4       0.004       0.0049         mV       0.6-160       33-145         33-145       0.0049       0.0049         33-145       0.0015       0.0015         mV       0.00397       25       200         0.6-160       33-145       0.001         33-145       0.001       0.001         4B       89       60       0.001         40.5       52       200         40.5       62       62         40.5       62       62         40.5       62       62         40.5       62       62         40.5       62       62         40.5       62       62         40.5       62       62         40.5       62       62         40.5       62       62 </td


#### **Used Specification Table**

Parameters	Units	Values
Supply Voltage	V	2.1
Output Voltage	V	1.8
Dropout Voltage	V	0.2
Dropout Voltage	V	0.2
C_Load	nF	200
Quiescent Current	uA	25
I_Load(maximum)	mA	50
I_Load(minimum)	mA	10
PSRR(@ High Frequency)	dB	40.9
PSRR(@ Low Frequency)	dB	70.8


#### □ Circuit Diagram(Schematic)



### □ Simulation Result-1 (DC Operating Points for Compensated 10mA)



### □ Simulation Result-1 (DC Operating Points for Compensated 50mA)



#### ☐ Theoretical Analysis or Design Approach

□ DC\_Operating\_Point\_Values\_of\_All\_Transistor\_at ILoad=50mA

Mosfet	NM5	NM2	NM4	NM3	NM1	NM0	PM3	PM2	PM0	PM1	PM7
Vov(V)	0.2	0.2	0.2	0.2	0.2	0.2	0.2	0.2	0.2	0.2	0.2
Vth(V)	0.6	0.6	0.6	0.6	0.6	0.6	0.6	0.6	0.6	0.6	0.6
Vgs(V)	7.71E-01	7.68E-01	7.71E-01	7.68E-01	7.74E-01	7.74E-01	7.89E-01	7.89E-01	7.89E-01	7.89E-01	7.76E-01
Vds(V)	7.71E-01	7.68E-01	2.26E-01	7.68E-01	1.85E-01	1.85E-01	4.32E-01	7.89E-01	7.89E-01	7.76E-01	2.00E-01
rout(ohm)	6.49E+06	1.32E+06	3.37E+04	1.32E+06	2.53E+04	2.53E+04	7.88E+05	2.65E+06	2.65E+06	7.96E+05	2.03E+05
Vgt(V)	1.86E-01	1.82E-01	1.86E-01	1.82E-01	1.88E-01	1.88E-01	1.96E-01	1.96E-01	1.96E-01	1.96E-01	1.83E-01
Ids(A)	1.00E-05	4.85E-05	9.74E-05	4.85E-05	4.87E-05	4.87E-05	4.85E-05	4.87E-05	4.87E-05	4.87E-05	8.34E-06
gm(S)	9.08E-05	4.46E-04	8.69E-04	4.46E-04	4.17E-04	4.17E-04	4.36E-04	4.37E-04	4.37E-04	4.35E-04	7.63E-05
Cgs(F)	6.86E-13	3.42E-12	6.83E-12	3.42E-15	3.36E-12	3.36E-12	1.16E-11	1.16E-11	1.16E-11	1.16E-11	2.29E-12
Cgd(F)	8.78E-15	4.39E-14	4.93E-13	4.39E-14	4.61E-13	4.61E-13	2.39E-13	2.03E-13	2.03E-13	2.04E-13	1.34E-13
region	2	2	2	2	2	2	2	2	2	2	2
Vds (sat) (V)	1.64E-01	1.61E-01	1.64E-01	1.61E-01	1.65E-01	1.65E-01	1.66E-01	1.66E-01	1.66E-01	1.66E-01	1.57E-01
self gain	589.23	592.976	29.273	592.97	10.57	10.57	345.961	1.15E+03	1.15E+03	1.14E+03	15.5135


### □ Light Load ILoad=10mA with Compensation Theoretical Calculation

Light Load with Comp	ensation					
Pole 1-(Inside)(Hz)	1/((((1+Apass)*0	Cc)+Cgd(PM2)-	+Cgd(NM8)+Cgg(PI	M1))*(rout(NM8)  rout(PM2)))	1.088075235	0.173260388
W 30 49	3.174E-07	2895570.311	rout(NM8)	4.54E+06	rout(PM2)	7.99E+06
Pole 2- near Cload(Hz)	gm(PM1)/Cload			T 15 12 74 15 16 17 14 17 16 17 16 17 16 17 16 17 16 17 16 17 16 17 16 17 16 17 16 17 16 17 16 17 16 17 16 17		
	gm(PM1)	1.56E-01	Cload	2.00E-07	778460	41
					123958.5987	Name and Associated
Mirror Pole (Hz)	1/((Cgd(NM2)+C	Cgs(PM3)+Cgg(	PM2))*(rout(NM2)	rout(PM3)  1/gm(PM3)))	18905852.26	3010486.029
Provide Arroyald	5.31713E-12	9947.782887	rout(NM2)	2.80E+06	rout(PM3)	1.07E+07
					(I) 222241 (W.	1 1 1 1 1 1 1 1 1 1 1
Passfet Zero (Hz)	gm(PM1)/Cgd(F	M1)	653152661.8	104005200.9		
	gm(PM1)	1.56E-01	200000000000000000000000000000000000000	Cgd(PM1)	2.38E-10	
Zero at input (Hz)	gm(NM2)/Cgd(N	IM2)	8831481420	1406286850		
	gm(NM2)	1.07E-04	Cgd(NM2)	1.21E-14		
Gain-Opamp (dB)	gm(NM2)*(rout(I		And the state of t	The state of the s	rout(PM2)	7.99E+06
DATE DE CONTROL DE STANDA DE CONTROL DE CONT	gm(NM2)	1.07E-04		310.2314031	CONTRACTOR OF THE SECOND STATE OF THE SECOND S	
Gain-passfet (dB)	gm(PM1)*(rout(F				rout(NM5)	8.90E+06
	gm(PM1)	1.56E-01	2254.428665	350.9965077		
200000000000000000000000000000000000000				The second of th		**************************************
Total Gain				108890.1391		112689.6352
	1.			100.73 dB		
w(ugt) (Hz)	18866.34772					


### ☐ Heavy Load ILoad=50mA with Compensation Theoretical Calculation & Cc Parameterization

Heavy Load with Comp	ensation						Cland	2.24E-07
Pole 1-(Inside)(Hz)	1/((((1+Apass)*	Cc)+Cgd(PM2)-	+Cgd(NM8)+Cgg(Pl	M1))*(rout(NM8)  rout(PM2)))	4.982269383		Cload	
	8.39864E-08		rout(NM8)	3.11E+06	rout(PM2)	1.03E+07	ampass	4.38E-01
Pole 2- near Cload(Hz)	gm(PM1)/Cload							1.07E-04
	and the second second second	Cload	0400400	210751 7774			gm(NM2)	
Missos Dala (Us)	4.38E-01	2.00E-07		348754.7771		CCC0224 274	Cgd	2.38E-10
Mirror Pole (Hz)			(PM2))*(rout(NM2)  rout(PM3)  1/gm(PM3)))		41883356.44 rout(PM3)	1.07E+07	* ·	
	2.40012E-12		gm(PM3)	1.00E-04				
Passfet Zero (Hz)	gm(PM1)/Cgd(F		and the state of t	Cgd(PM1)	3332.003412		gmpass/CL	1955517.857
r doolor zoro (riz)	gin(i iii )/ o gu(i	,	4.38E-01	3.33E-10	1315648625	209498188.6	(gmpass/CL)/2.2	888871.7532
Zero at input (Hz)	gm(NM2)/Cgd(N	VM2)	0.00 - 0.00 0.00	Cgd(NM2)			W 1	
en u e e e e e e e e e e e e e e e e e e		1778	1.07E-04	1.21E-14	8837775394	1407289075	((gmpass/CL)/2.2)/gm(NM2)	8299068701
							1/(((gmpass/CL)/2.2)/gm(NM2))	1.20495E-10
Gain-Opamp (dB)	gm(NM2)*(rout(	NM8)  rout(PM2	March Colored	ROUT				
			1.07E-04	2389813.85	166666600000000000000000000000000000000		CC	-1.1787E-10
Gain-passfet (dB)	gm(PM1)*(rout(	PM1)  rout(NM5	710 W 010 0 X 20	rout(PM1)	rout(NM5)			64.0219 pF
			4.38E-01	180.817	THE RESIDENCE OF THE PERSON OF			отто р
Total Gain	20272.81466	0C 120 AD		180.8133224	79.20274448			
Wugb(Hz)	16083.53882						Cc from parameterization	866.5p


### □ Simulation Result-2 (Gain & Phase Plots For Compensated ILoad=50mA)




### □ Simulation Result-2 (Gain & Phase Plots For Compensated ILoad=10mA)



#### ☐ Simulation Result-3 PSRR at ILoad=10mA



#### ☐ Simulation Result-3 PSRR at ILoad=50mA




### □ Simulation Result-4 Load Transient(ILoad=50mA to 10 mA)

<u>OVERSHOOT</u>	
Delta(VOUT) (V)	0.271
Delta(ILoad) (A)	0.04
Rout(DVOUT/DILoad) (ohm)	6.775



### □ Simulation Result-4 Load Transient(ILoad=10mA to 50 mA)


Delta(VOUT) (V)	1.414
Delta(ILoad) (A)	0.04
elta(ILoad) (A)	0.0
Rout(DVOUT/DILoad) (ohm)	35.35



#### **☐** Simulation Results Table

SIMULATION RESULTS	
Technology	110nm
Input Voltage (Vin)	2.1V
Load Current Max( ILoad_max)	50mA
Load Current Min(ILoad_min)	10mA
Output Voltage(VOUT)	1.8V
Load Capacitance(Cout)	200nF
Compesation Scheme	Miller(Internal) Compensation Cc
PSRR @ 1Hz	70.80dB
PSRR @ 1MHz	29.77dB
PSRR @10MHz	41dB
Load Overshoot Rout(ILoad=10mA to 50mA)	6.775 ohm
Load Undershoot Rout(ILoad=50mA to 10mA)	35.35ohm

## □ Simulation Result-2 (Gain & Phase Plots For Uncompensated ILoad=50mA)



### □ Simulation Result-2 (Gain & Phase Plots For Uncompensated ILoad=10mA)





mouse L:

# Reference Paper 1: A 65-nm CMOS Low Dropout Regulator Featuring >60-dB PSRR Over 10-MHz Frequency Range and 100-mA Load Current Range

- This paper presents an NMOS Passfet LDO, realized in 65-nm CMOS, featuring >60-dB PSRR over a 10-MHz frequency range and a 100-mA large load current range.
- The high PSRR is achieved by anadaptive feed forward ripple cancellation (FFRC) technique embodying an adaptive load current tracking scheme.
- By means of embodying an NMOS-based power stage, the LDO alsoachieves very low dropout voltage of 80 mV and features very small overshoot and undershoot of 2 and 4 mV respectively.

#### **□** DC OPERATING POINT






#### ☐ Theory Calculations

MOSFET	I(A)	W(n	1)	L(m)				Rout	Cout	F	Rout*Cout	1/(Rout*Cout)	
nmos		1.00E-05 30.9	)8u	8u	Pole (1	2.76						6 <mark>252555.44328</mark> Hz	785
pmos		1.00E-05 115	971u	8u	Pole (2	)		2297537.097	22 4.10223	9E-12	9.5629U1E-U	6 104570.77841 Hz	
nmos		1.40E-05 43.3		8u	Pole (3	rd)		8807104.404	12 7.41147	72E-09 (	0.065273609	5 <mark>15.320127199</mark> Hz	
		1.40E-05 162	120	8u	Pole (4	th)		The second secon	11 4.50575	5E-06	0.001473882	2 <mark>678.48035586</mark> Hz	
pmos					7oro/1	n+1		GM 3.08E-0	Cgs	The state of the s	gm/Cgs	Lu-	_
nmos		8.00E-06 24.7	910	8u	Zero(1s	st)		3.U0E-0	Cgd	0E-09	53499443.983	LITZ	
pmos		8.00E-06 92.7	77u	8u	Zero(2r	nd)	1.0	9.10E-0		50E-15	1654556461	<mark>l</mark> Hz	
DC gain of 1st stage	gm(N1b)*(ro	ut(P1b+P2b)  (N	3b+N2b))	rout(p1b)	rout(p2b)	rout(N3b)	rout(N2b)	gm(N1b)	Rout1	Rout2	Rout	Gain(v/v)	
100 37100 - 100 - 100 110			1111 1731	3.88E+06	1.34E+07	6.53E+06	5.24E+	06 9. <b>1</b> 0E-05	17275000	6533	3140 4740	395.2388192 431.4470726	66
DC gain of 2 <sup>nd</sup> stage	gm(N6)*(rou	t(N5+N4)  (N6))		rout(N6)	rout(N5)	rout(N4)		gm(N6)					
	1			9.74E+06	3.22E+03	3.00E+06		9.33E-05	3007079.36	9.74E	E+06 22975	37.69223913 214.3471707	72
DC gain of 3 <sup>rd</sup> stage	gm(P4)*(rou	t(P3)  (P4+N7))		rout(P4)	rout(N7)	rout(P3)		gm((P4)					
				1.29E+07	7.14E+06	1.57E+07		8.89E-05	19995890	1.57E	E+07 88071	04.40420547 782.6767998	88
DC gain of 4 <sup>th</sup> stage	gm(Np)(Np)			rout(Np)				gm(Np)					
				327.111				3.08E-01	327.111			100.717476	69

#### ☐ GAIN PLOT AND PHASE PLOT(Without AUX)

Wirtuoso® Analog Design ...

ADE L (1) - DCMOS\_virt...




iEEE Xplore Full-Text PDF... | | [/home/vlsiuser22/simula...

Parametric Analysis - spe...

Virtuoso (R) Visualization.

#### □ PSRR PLOT(Without AUX)



#### REFERENCE\_TABLE\_PAPER

- 1. https://ieeexplore.ieee.org/document/8369352/authors #authors
- 2. https://ieeexplore.ieee.org/document/10212011
- 3. https://ieeexplore.ieee.org/document/5419190
- 4. https://ieeexplore.ieee.org/document/9745733
- 5. https://ieeexplore.ieee.org/document/5617585
- 6. https://ieeexplore.ieee.org/document/9036907

### THANK YOU