ANALOG PROJECT FOR SEMESTER III - M.TECH

TITLE: LDO LAYOUT FOR LDO WITH GM/ID METHODOLOGY

Under: Prof. Sakshi Arora

Student: Solanki Pratikkumar

Ashokkumar


Roll No: MT2023527


MTECH EC Final Year - Semester III

(Term I 2025-26)


Theory Calculation for gm/Id Methodology for LDO with

Differential Operational Amplifier:






Virtuoso Schematic and DC Operating Point:




 Through DC Operating point analysis each MOSFET were verified for operating in Saturation that is operating region 2 were checked VOUT=0.976 V, VREF =1 V and VDD=1.4V


Following Signals were plotted using ADE Explorer maestro:




DC Point operating of Output Volt, VDD, VOTA and VREF:




Plots of PSRR and Phase waveform:




AC Response plots of VOUT, VDD, VOTA for AC Magnitude = 1V in VDD :




Layout View of gpdk 45nm for all Components of LDO:




Zoomed Layout of Bias Current NMOS with L=720 nm




Zoomed View of Routing of Bias NMOS, Diff AMP PMOS & PASSFET:




Zoomed View of PassFet & DiffAMP PMOS L=270 nm




Zoomed View of Connection DIffamp NMOS with L=45 nm



Mapping Schematic and Layout for Bias NMOS of L= 720 nm



Detailed Layout Routing of all Component of Complete LDO:



Points to be Address:

- For NMOS 1V and PMOS 1V gpdk 45nm Technology through Techplots there is limitation of High PSRR values generation in calculation Step 2 of NMOS and PMOS sizing of DIFFAMP
- DRC, LVS Virtuoso window is not taking gpdk045 files, when we try to enter any file in DRC, LVS the particular window will close itself automatically. So, need to resolve by cadence team