

ESP32 Pin List

Version 2.0 Copyright © 2016

Release Notes

Date	Version	Release notes
2016.06	V1.0	First release.
2016.07	V2.0	Updated IO_MUX. Added Notes, Ethernet_MAC, GPIO_Matrix, and Strapping.

A Quick Guide to This List

Note 1

In the "IO_MUX" page, the red-filled areas mark the differences from ESP31B. The blue-filled areas mark the new features as compared to the ESP31B.

Note 2

The following pins are input-only. These pins do not feature an output driver or internal pull-up/pull-down circuitry: SENSOR_VP (GPIO36), SENSOR_CAPP (GPIO37), SENSOR_CAPN (GPIO38), SENSOR_VN (GPIO39), VDET_1 (GPIO36), VDET_2 (GPIO36).

Note 3

The pins are split into 4 power-domains: VANA (analog power supply), VRTC (RTC power supply), VIO (power supply of digital IOs and CPU cores), VSDIO (power supply of SDIO IOs).

VSDIO is the output of the internal SDIO-LDO. The voltage of SDIO-LDO is configurable to be 1.8V or to be the same as VRTC. The strapping pin and efuse bits decide the default voltage of the SDIO-LDO. Software can change the voltage of the SDIO-LDO by configuring register bits.

Note 4

The functional pins in the VRTC domain are with the analog functions, including 32kHz crystal oscillator, ADC pre-amplifier, ADC, DAC, and capacitive touch sensor. Please refer to the columns "Analog Function 1~3" in the page "IO MUX".

Note 5

These VRTC pins support the RTC_GPIO function, and can work during deep-sleep. For example, a RTC-GPIO may be used to wake up the chip from deep-sleep.

Note 6

The GPIO pins support up to 6 digital functions as shown in the columns "Function 1~6" of the page "IO_MUX". The function select registers shall be set as "N-1", where N is the function number.

Below are some definitions:

SD_* is for the signals of the SDIO slave

HS1_* is for the signals of the Port 1 of SDIO host

HS2_* is for the signals of the Port 2 of SDIO host

MT* is for the signals of the JTAG

U0* is for the signals of UART0 module.

U1* is for the signals of UART1 module.

U2* is for the signals of UART2 module.

SPI* is for the signals of SPI01 module.

HSPI* is for the signals of SPI2 module.

VSPI* is for the signals of SPI3 module.

Note 7

Each digital "function" column is accompanied by a column of "Type". Please refer to the following to understand the significance of "type" with respect to each "function" it is associated with.

For any function "Function-N", type signifies:

- "I": input only. If a function other than "Function-N" is assigned, the input signal of "Function-N" is still from this pin.
- "I1": input only. If a function other than "Function-N" is assigned, the input signal for "Function-N" is always "1".
- "I0": input only. If a function other than "Function-N" is assigned, the input signal for "Function-N" is always "0".
- "O": output only.
- "T": high-impendence.
- "I/O/T": combinations of input, output, and high-impendence according to the function signal.
- "I1/O/T": combinations of input, output, and high-impendence according to the function signal. If a function is not selected, the input signal of the function is "1".

For example, pin 30 can act as HS1 CMD or SD CMD, where HS1 CMD is with the type "I1/O/T".

If pin 30 is selected as "HS1_CMD", the input and output of this pin are controlled by the SDIO Host. If pin 30 is not selected as "HS1_CMD", the input signal to SDIO Host is always "1".

Note 8

Each digital output pin is associated with its configurable drive-strength. The column "Drive Strength" in the page "IO_MUX" lists the default values.

Note 9

The column "At reset" in the page "IO_MUX" lists the status of each pin during reset, including input enable (ie=1), internal pull-up (wpu) and internal pull-down (wpd). During reset, all pins are output disabled.

Note 10

The column "After Reset" in the page "IO_MUX" lists the status of each pin immediately after reset, including input enable (ie=1), internal pull-up (wpu) and internal pull-down (wpd). After reset, each pin is set to its "Function 1". The output enable are controlled by its digital Function 1.

Note 11

The page "Ethernet_MAC" is for the signal mapping inside Ethernet MAC. The Ethernet MAC supports MII and RMII interfaces, and supports both internal PLL clock and the external clock source. For MII interface, the Ethernet MAC is with/without the TX_ERR signal. MDC, MDIO, CRS and COL are slow signals, and can be mapped to any GPIO pins through GPIO-Matrix.

Note 12

The page "GPIO_Matrix" is for the GPIO-Matrix. The signals of the on-chip functional modules can be mapped to any GPIO pins. Some signals can be mapped to a pin by both IO-MUX and GPIO-Matrix, as shown in the column of "The same input signal from IO_MUX Core" in the page "GPIO_Matrix".

IO_MUX

in No.	Pin Name	Pin Name	Pin Name	Power Domain	Analog Function1	Analog Function2	Analog Function3	RTC_GPIO	Function1	Туре	Function2	Туре	Function3	Туре	Function4	Туре	Function5	Туре	Function6	Туре	Drive Strength (2'd2: 24mA)	At Reset	After Re
1	VDDA			VANA in																			
2		LNA_IN		VANA in																			
3	VDD3P3			VANA in																			
4	VDD3P3			VANA in																			
5		SENSOR_VP		VRTC	ADC_H	ADC1_CH0		RTC_GPI00	GPIO36	- 1			GPIO36	- 1									ie:
6		SENSOR_CAPP		VRTC	ADC_H	ADC1_CH1		RTC_GPIO1	GPIO37	- 1			GPIO37	- 1									ie
7		SENSOR_CAPN		VRTC	ADC_H	ADC1_CH2		RTC_GPIO2	GPIO38	- 1			GPIO38	- 1									ie
8		SENSOR_VN		VRTC	ADC_H	ADC1_CH3		RTC_GPIO3	GPIO39	- 1			GPIO39	- 1									ie
9		CHIP_PU		VRTC																			
10		VDET_1		VRTC		ADC1_CH6		RTC_GPIO4	GPIO34	- 1			GPIO34	-1									ie
11		VDET_2		VRTC		ADC1_CH7		RTC_GPIO5	GPIO35	- 1			GPIO35	- 1									ie
12		32K_XP		VRTC	XTAL_32K_P	ADC1_CH4	TOUCH9	RTC_GPIO9	GPIO32	I/O/T			GPIO32	I/O/T							2'd2		ie
13		32K_XN		VRTC	XTAL_32K_N	ADC1_CH5	TOUCH8	RTC_GPIO8	GPIO33	I/O/T			GPIO33	I/O/T							2'd2		ie
14			GPIO25	VRTC	DAC_1	ADC2_CH8		RTC_GPIO6	GPIO25	I/O/T			GPIO25	I/O/T					EMAC_RXD0	- 1	2'd2		ie
15			GPIO26	VRTC	DAC_2	ADC2_CH9		RTC_GPIO7	GPIO26	I/O/T			GPIO26	I/O/T					EMAC_RXD1	- 1	2'd2		ie
16			GPIO27	VRTC		ADC2_CH7	TOUCH7	RTC_GPIO17	GPIO27	I/O/T			GPIO27	I/O/T					EMAC_RX_DV	- 1	2'd2		ie
17			MTMS	VRTC		ADC2_CH6	TOUCH6	RTC_GPIO16	MTMS	10	HSPICLK	I/O/T	GPIO14	I/O/T	HS2_CLK	0	SD_CLK	10	EMAC_TXD2	0	2'd2		ie
18			MTDI	VRTC		ADC2_CH5	TOUCH5	RTC_GPIO15	MTDI	11	HSPIQ	I/O/T	GPIO12	I/O/T	HS2_DATA2	11/O/T	SD_DATA2	11/O/T	EMAC_TXD3	0	2'd2	wpd, ie=1	wpc
19	VDD3P3_RTC			VRTC supply in																			
20			MTCK	VRTC		ADC2_CH4	TOUCH4	RTC_GPIO14	MTCK	11	HSPID	I/O/T	GPIO13	I/O/T	HS2_DATA3	I1/O/T	SD_DATA3	11/O/T	EMAC_RX_ER	- 1	2'd2		ie
21			MTDO	VRTC		ADC2_CH3	TOUCH3	RTC_GPIO13	MTDO	O/T	HSPICS0	I/O/T	GPIO15	I/O/T	HS2_CMD	11/O/T	SD_CMD	11/O/T	EMAC_RXD3	- 1	2'd2	wpu, ie=1	wpu
2			GPIO2	VRTC		ADC2_CH2	TOUCH2	RTC_GPIO12	GPIO2	I/O/T	HSPIWP	I/O/T	GPIO2	I/O/T	HS2_DATA0	11/O/T	SD_DATA0	11/O/T			2'd2	wpd, ie=1	wpc
23			GPI00	VRTC		ADC2_CH1	TOUCH1	RTC_GPIO11	GPI00	I/O/T	CLK_OUT1	0	GPI00	I/O/T					EMAC_TX_CLK	- 1	2'd2	wpu, ie=1	wpu
4			GPIO4	VRTC		ADC2_CH0	TOUCH0	RTC_GPIO10	GPIO4	I/O/T	HSPIHD	I/O/T	GPIO4	I/O/T	HS2_DATA1	11/O/T	SD_DATA1	11/O/T	EMAC_TX_ER	0	2'd2	wpd, ie=1	wpc
			GPIO20	VSDIO					GPIO20	I/O/T			GPIO20	I/O/T							2'd2		ie
25			GPIO16	VSDIO					GPIO16	I/O/T			GPIO16	I/O/T	HS1_DATA4	I1/O/T	U2RXD	l1	EMAC CLK OUT	0	2'd2		ie
26	VDD SDIO			VSDIO supply out/in																			
27			GPIO17	VSDIO					GPIO17	I/O/T			GPIO17	I/O/T	HS1 DATA5	I1/O/T	U2TXD	0	EMAC_CLK_OUT_180	0	2'd2		ie
28			SD_DATA_2	VSDIO					SD DATA2	I1/O/T	SPIHD	I/O/T	GPIO9	I/O/T	HS1 DATA2	I1/O/T	U1RXD	l1	121 211 211		2'd2	wpu, ie=1	wpu
29			SD_DATA_3	VSDIO					SD DATA3	10/O/T	SPIWP	I/O/T	GPIO10	I/O/T	HS1 DATA3	11/O/T	U1TXD	0			2'd2	wpu, ie=1	wpu
30			SD CMD	VSDIO					_	11/O/T	SPICS0	I/O/T	GPIO11	I/O/T	HS1 CMD	I1/O/T	U1RTS	0			2'd2	wpu, ie=1	wpu
31			SD CLK	VSDIO					SD CLK	10	SPICLK	I/O/T	GPIO6	I/O/T	HS1_CLK	0	U1CTS	l1			2'd2	wpu, ie=1	wpu
32			SD DATA 0	VSDIO					SD DATA0	11/O/T	SPIQ	I/O/T	GPIO7	I/O/T	HS1 DATA0	I1/O/T	U2RTS	0			2'd2	wpu, ie=1	-
33			SD_DATA_1	VSDIO					SD_DATA1	11/O/T	SPID	I/O/T	GPIO8	I/O/T	HS1_DATA1	11/O/T	U2CTS	11			2'd2	wpu, ie=1	wpu
34			GPIO5	VIO					GPIO5	I/O/T	VSPICS0	I/O/T	GPIO5	I/O/T	HS1_DATA6	I1/O/T		- 11	EMAC RX CLK	1	2'd2	wpu, ie=1	wpu
35			GPIO18	VIO					GPIO18	I/O/T	VSPICLK	I/O/T	GPIO18	I/O/T	HS1_DATA7	11/O/T			ENDIO_IDI_OER		2'd2	тра, ю-т	ie
36			GPIO23	VIO					GPIO23	I/O/T	VSPID	I/O/T	GPIO23	I/O/T	HS1_STROBE	10					2'd2		ie
37	VDD3P3 CPU			VIO supply in																			
38	. 55501 0_OF0		GPIO19	VIO Supply III					GPIO19	I/O/T	VSPIQ	I/O/T	GPIO19	I/O/T	U0CTS	11			EMAC_TXD0	0	2'd2		ie
38 39			GPIO19 GPIO22	VIO					GPIO19 GPIO22	I/O/T	VSPIWP	I/O/T	GPIO19 GPIO22	I/O/T	UORTS	0			EMAC_TXD0	0	2'd2 2'd2		ie
40			U0RXD	VIO					UORXD	1/0/1	CLK OUT2	0	GPIO22	I/O/T	OUNTO	0			LIVIAO_IAD I	-	2 d2	wou in 1	-
11			UORXD	VIO					UOHXD	0	CLK_OUT2	0	GPIO3 GPIO1	I/O/T					EMAC RXD2	1	2'd2 2'd2	wpu, ie=1 wpu, ie=1	wpu
											_								_	-		wpu, ie=i	-
12 13	VDDA		GPIO21	VIO VANA in					GPIO21	I/O/T	VSPIHD	I/O/T	GPIO21	I/O/T					EMAC_TX_EN	0	2'd2		ie
	VDDA	VTAL N																					-
14 15		XTAL_N XTAL_P		VANA VANA																			-
	MDDA	AIAL_P																					-
46 47	VDDA	CAP2		VANA																			-
				VANA																			-
18 otal		CAP1		VANA																			-
rett	8	14	26																				

Espressif www.espressif.com

Ethernet_MAC

PIN Name	Function6	MII (int_osc)	MII (ext_osc)	RMII (int_osc)	RMII (ext_osc)
GPIO0	EMAC_TX_CLK	TX_CLK (I)	TX_CLK (I)	CLK_OUT(O)	EXT_OSC_CLK(I)
GPIO5	EMAC_RX_CLK	RX_CLK (I)	RX_CLK (I)		
GPIO21	EMAC_TX_EN	TX_EN(O)	TX_EN(O)	TX_EN(O)	TX_EN(O)
GPIO19	EMAC_TXD0	TXD[0](O)	TXD[0](O)	TXD[0](O)	TXD[0](O)
GPIO22	EMAC_TXD1	TXD[1](O)	TXD[1](O)	TXD[1](O)	TXD[1](O)
MTMS	EMAC_TXD2	TXD[2](O)	TXD[2](O)		
MTDI	EMAC_TXD3	TXD[3](O)	TXD[3](O)		
MTCK	EMAC_RX_ER	RX_ER(I)	RX_ER(I)		
GPIO27	EMAC_RX_DV	RX_DV(I)	RX_DV(I)	CRS_DV(I)	CRS_DV(I)
GPIO25	EMAC_RXD0	RXD[0](I)	RXD[0](I)	RXD[0](I)	RXD[0](I)
GPIO26	EMAC_RXD1	RXD[1](I)	RXD[1](I)	RXD[1](I)	RXD[1](I)
U0TXD	EMAC_RXD2	RXD[2](I)	RXD[2](I)		
MTDO	EMAC_RXD3	RXD[3](I)	RXD[3](I)		
GPIO16	EMAC_CLK_OUT	CLK_OUT(O)		CLK_OUT(O)	
GPIO17	EMAC_CLK_OUT_180	CLK_OUT_180(O)		CLK_OUT_180(O)	
GPIO4	EMAC_TX_ER	TX_ERR(O)	TX_ERR(O)		
In GPIO Matrix		MDC(O)	MDC(O)	MDC(O)	MDC(O)
In GPIO Matrix		MDIO(IO)	MDIO(IO)	MDIO(IO)	MDIO(IO)
In GPIO Matrix		CRS(I)	CRS(I)		
In GPIO Matrix		COL(I)	COL(I)		

Note:

Espressif www.espressif.com

The GPIO Matrix in blue cells can be any GPIO.
 The TX_ERR (O) in orange cells is optional.

GPIO_Matrix

Signal No.	Input Signals	Default value if unassigned	The same input signal from IO_MUX Core	Signal No.	Output Signals	Output enable of output signals
0	SPICLK_in	0	yes	0	SPICLK_out	SPICLK_oe
1	SPIQ_in	0	yes	1	SPIQ_out	SPIQ_oe
2	SPID_in	0	yes	2	SPID_out	SPID_oe
3	SPIHD_in	0	yes	3	SPIHD_out	SPIHD_oe
4	SPIWP_in	0	yes	4	SPIWP_out	SPIWP_oe
5	SPICS0_in	0	yes	5	SPICS0_out	SPICS0_oe
6	SPICS1_in	0	no	6	SPICS1_out	SPICS1_oe
7	SPICS2_in	0	no	7	SPICS2_out	SPICS2_oe
8	HSPICLK_in	0	yes	8	HSPICLK_out	HSPICLK_oe
9	HSPIQ_in	0	yes	9	HSPIQ_out	HSPIQ_oe
10	HSPID_in	0	yes	10	HSPID_out	HSPID_oe
11	HSPICS0_in	0	yes	11	HSPICS0_out	HSPICS0_oe
12	HSPIHD in	0	yes	12	HSPIHD out	HSPIHD oe
13	HSPIWP_in	0	yes	13	HSPIWP_out	HSPIWP_oe
14	U0RXD_in	0	yes	14	U0TXD_out	1'd1
15	U0CTS_in	0	yes	15	U0RTS_out	1'd1
16	U0DSR_in	0	no	16	U0DTR_out	1'd1
17	U1RXD_in	0	yes	17	U1TXD_out	1'd1
18	U1CTS in	0	yes	18	U1RTS_out	1'd1
23	I2S0O_BCK_in	0	no	23	I2S0O_BCK_out	1'd1
24	I2S1O_BCK_in	0	no	24	I2S1O_BCK_out	1'd1
25	I2S0O_WS_in	0	no	25	I2S0O_WS_out	1'd1
26	I2S1O_WS_in	0	no	26	I2S1O_WS_out	1'd1
27	I2S0I_BCK_in	0	no	27	I2S0I_BCK_out	1'd1
28	12S0I_WS_in	0	no	28	I2S0I_WS_out	1'd1
29	I2CEXT0_SCL_in	1	no	29	I2CEXT0_SCL_out	1'd1
30	I2CEXT0_SDA_in	1	no	30	I2CEXT0_SDA_out	1'd1
31	pwm0_sync0_in	0	no	31	sdio_tohost_int_out	1'd1
32	pwm0_sync1_in	0	no	32	pwm0_out0a	1'd1
33	pwm0_sync2_in	0	no	33	pwm0_out0b	1'd1
34	pwm0_f0_in	0	no	34	pwm0_out1a	1'd1
35	pwm0_f1_in	0	no	35	pwm0_out1b	1'd1
36	pwm0_f2_in	0	no	36	pwm0_out2a	1'd1
37	P	0	no	37	pwm0_out2b	1'd1
39	pcnt_sig_ch0_in0	0	no	39	p	1'd1
40	pcnt_sig_ch1_in0	0	no	40		1'd1
41	pcnt_ctrl_ch0_in0	0	no	41		1'd1
42	pcnt_ctrl_ch1_in0	0	no	42		1'd1
43	pcnt_sig_ch0_in1	0	no	43		1'd1
44	pcnt_sig_ch1_in1	0	no	44		1'd1
45	pcnt_ctrl_ch0_in1	0	no	45		1'd1
46	pcnt_ctrl_ch1_in1	0	no	46		1'd1
47	pcnt_sig_ch0_in2	0	no	47		1'd1
48	pcnt_sig_ch1_in2	0	no	48		1'd1
49	pcnt_ctrl_ch0_in2	0	no	49		1'd1
50	pent_ctrl_ch0_in2	0	no	50		1'd1
51	pcnt sig ch0 in3	0	no	51		1'd1
52	pcnt_sig_ch1_in3	0	no	52		1'd1
53	pcnt_ctrl_ch0_in3	0	no	53		1'd1
	· · · · · · · · · · · · · · · · · · ·	0				
54 55	pcnt_ctrl_ch1_in3 pcnt_sig_ch0_in4	0	no no	54 55		1'd1 1'd1
56	pcnt_sig_ch1_in4	0	no	56		1'd1
57	pcnt_sig_cn1_in4 pcnt_ctrl_ch0_in4	0	no	57		1'd1
58	pcnt_ctrl_ch1_in4	0	no	58		1'd1
61	HSPICS1_in	0	no	61	HSPICS1 out	HSPICS1_oe
62	HSPICS2_in	0	no	62	HSPICS2 out	HSPICS2 oe
63	VSPICLK_in	0	yes	63	VSPICLK_out_mux	VSPICLK_oe
64	VSPIQ in	0		64	VSPIQ_out	VSPIQ oe
65	VSPID in	0	yes yes	65	VSPID_out	VSPID_oe
66	VSPIHD_in	0		66	VSPIHD_out	VSPIHD_oe
			yes			
67	VSPIWP_in	0	yes	67	VSPIWP_out	VSPIWP_oe
68	VSPICS0_in	0	yes	68	VSPICS0_out	VSPICS0_oe
69 70	VSPICS1_in	0	no	69	VSPICS1_out	VSPICS1_0e
70	VSPICS2_in	0	no	70	VSPICS2_out	VSPICS2_oe
71	pcnt_sig_ch0_in5	0	no	71	ledc_hs_sig_out0	1'd1
72	pcnt_sig_ch1_in5	0	no	72	ledc_hs_sig_out1	1'd1
73	pcnt_ctrl_ch0_in5	0	no	73	ledc_hs_sig_out2	1'd1
74	pcnt_ctrl_ch1_in5	0	no	74	ledc_hs_sig_out3	1'd1
75	pcnt_sig_ch0_in6	0	no	75	ledc_hs_sig_out4	1'd1
76	pcnt_sig_ch1_in6	0	no	76	ledc_hs_sig_out5	1'd1
77	pcnt_ctrl_ch0_in6	0	no	77	ledc_hs_sig_out6	1'd1
78	pcnt_ctrl_ch1_in6	0	no	78	ledc_hs_sig_out7	1'd1
79	pcnt_sig_ch0_in7	0	no	79	ledc_ls_sig_out0	1'd1
80	pcnt_sig_ch1_in7	0	no	80	ledc_ls_sig_out1	1'd1
81	pcnt_ctrl_ch0_in7	0	no	81	ledc_ls_sig_out2	1'd1
82	pcnt_ctrl_ch1_in7	0	no	82	ledc_ls_sig_out3	1'd1
83	rmt_sig_in0	0	no	83	ledc_ls_sig_out4	1'd1
84	rmt_sig_in1	0	no	84	ledc_ls_sig_out5	1'd1

Signal No.	Input Signals	Default value if unassigned	The same input signal from IO_MUX Core	Signal No.	Output Signals	Output enable of output signals
85	rmt_sig_in2	0	no	85	ledc_ls_sig_out6	1'd1
86	rmt_sig_in3	0	no	86	ledc_ls_sig_out7	1'd1
87	rmt_sig_in4	0	no	87	rmt_sig_out0	1'd1
88	rmt_sig_in5	0	no	88	rmt_sig_out1	1'd1
89	rmt_sig_in6	0	no	89	rmt_sig_out2	1'd1
90	rmt_sig_in7	0	no	90	rmt_sig_out3	1'd1
91				91	rmt_sig_out4	1'd1
92				92	rmt_sig_out5	1'd1
93 94				93 94	rmt_sig_out6	1'd1 1'd1
95	I2CEXT1_SCL_in	1	no	95	rmt_sig_out7 I2CEXT1_SCL_out	1'd1
96	I2CEXT1_SDA_in	1		96	I2CEXT1_SDA_out	1'd1
97	host_card_detect_n_1	0	no no	97	host_ccmd_od_pullup_en_n	1'd1
98	host_card_detect_n_2	0	no	98	host_rst_n_1	1'd1
99	host_card_write_prt_1	0	no	99	host_rst_n_2	1'd1
100	host_card_write_prt_2	0	no	100	gpio_sd0_out	1'd1
101	host_card_int_n_1	0	no	101	gpio_sd1_out	1'd1
102	host_card_int_n_2	0	no	102	gpio_sd2_out	1'd1
103	pwm1_sync0_in	0	no	103	gpio_sd3_out	1'd1
104	pwm1_sync1_in	0	no	104	gpio_sd4_out	1'd1
105	pwm1_sync2_in	0	no	105	gpio_sd5_out	1'd1
106	pwm1_f0_in	0	no	106	gpio_sd6_out	1'd1
107	pwm1_f1_in	0	no	107	gpio_sd7_out	1'd1
108	pwm1_f2_in	0	no	108	pwm1_out0a	1'd1
109	pwm0_cap0_in	0	no	109	pwm1_out0b	1'd1
110	pwm0_cap1_in	0	no	110	pwm1_out1a	1'd1
111	pwm0_cap2_in	0	no	111	pwm1_out1b	1'd1
112	pwm1_cap0_in		no	112	pwm1_out2a	1'd1
113 114	pwm1_cap1_in pwm1_cap2_in	0	no no	113 114	pwm1_out2b pwm2_out1h	1'd1 1'd1
115	pwm2_flta	1	no	115	pwm2_out1l	1'd1
116	pwm2_fltb	1	no	116	pwm2_out2h	1'd1
117	pwm2_cap1_in	0	no	117	pwm2_out2l	1'd1
118	pwm2_cap2_in	0	no	118	pwm2_out3h	1'd1
119	pwm2_cap3_in	0	no	119	pwm2_out3l	1'd1
120	pwm3_flta	1	no	120	pwm2_out4h	1'd1
121	pwm3_fltb	1	no	121	pwm2_out4l	1'd1
122	pwm3_cap1_in	0	no	122		1'd1
123	pwm3_cap2_in	0	no	123		1'd1
124	pwm3_cap3_in	0	no	124		1'd1
140	I2S0I_DATA_in0	0	no	140	I2S0O_DATA_out0	1'd1
141	I2S0I_DATA_in1	0	no	141	I2S0O_DATA_out1	1'd1
142	I2S0I_DATA_in2	0	no	142	I2S0O_DATA_out2	1'd1
143	I2S0I_DATA_in3	0	no	143	I2S0O_DATA_out3	1'd1
144 145		0	no no	144 145	I2S0O_DATA_out4 I2S0O_DATA_out5	1'd1 1'd1
146	I2S0I_DATA_in6	0	no	146	I2SOO_DATA_out6	1'd1
147	I2S0I_DATA_ino	0	no	147	I2SOO_DATA_out7	1'd1
148	I2S0I DATA in8	0	no	148	I2S0O DATA out8	1'd1
149	I2S0I_DATA_in9	0	no	149	I2S0O_DATA_out9	1'd1
150	I2S0I_DATA_in10	0	no	150	I2S0O_DATA_out10	1'd1
151	I2S0I_DATA_in11	0	no	151	I2S0O_DATA_out11	1'd1
152	I2S0I_DATA_in12	0	no	152	I2S0O_DATA_out12	1'd1
153	I2S0I_DATA_in13	0	no	153	I2S0O_DATA_out13	1'd1
154	I2S0I_DATA_in14	0	no	154	I2S0O_DATA_out14	1'd1
155	I2S0I_DATA_in15	0	no	155	I2S0O_DATA_out15	1'd1
156				156	I2S0O_DATA_out16	1'd1
157				157	I2S0O_DATA_out17	1'd1
158				158	12S0O_DATA_out18	1'd1
159				159	I2S0O_DATA_out19	1'd1
160 161				160	I2SOO_DATA_out20	1'd1 1'd1
161				161 162	I2S0O_DATA_out21 I2S0O_DATA_out22	1'01 1'd1
163				163	I2S0O_DATA_out23	1'd1
164	I2S1I BCK in	0	no	164	I2S1I_BCK_out	1'd1
165	12511_BCK_III	0	no	165	12S11_BCK_0ut	1'd1
166	I2S1I_DATA_in0	0	no	166	I2S1O_DATA_out0	1'd1
167	I2S1I_DATA_in1	0	no	167	I2S1O_DATA_out1	1'd1
168	I2S1I_DATA_in2	0	no	168	I2S1O_DATA_out2	1'd1
169	I2S1I_DATA_in3	0	no	169	I2S1O_DATA_out3	1'd1
170	I2S1I_DATA_in4	0	no	170	I2S1O_DATA_out4	1'd1
171	I2S1I_DATA_in5	0	no	171	I2S1O_DATA_out5	1'd1
172	I2S1I_DATA_in6	0	no	172	I2S1O_DATA_out6	1'd1
173	I2S1I_DATA_in7	0	no	173	I2S1O_DATA_out7	1'd1
174	I2S1I_DATA_in8	0	no	174	I2S1O_DATA_out8	1'd1
175	I2S1I_DATA_in9	0	no	175	I2S1O_DATA_out9	1'd1
176	I2S1I_DATA_in10	0	no	176	I2S1O_DATA_out10	1'd1
177	I2S1I_DATA_in11	0	no	177	I2S1O_DATA_out11	1'd1
178	I2S1I_DATA_in12	0	no	178	I2S1O_DATA_out12	1'd1
179	I2S1I_DATA_in13	0	no	179	I2S1O_DATA_out13	1'd1

Espressif.com www.espressif.com

Signal No.	Input Signals	Default value if unassigned	The same input signal from IO_MUX Core	Signal No.	Output Signals	Output enable of output signals
180	I2S1I_DATA_in14	0	no	180	I2S1O_DATA_out14	1'd1
181	I2S1I DATA in15	0	no	181	I2S1O DATA out15	1'd1
182				182	I2S1O DATA out16	1'd1
183				183	I2S1O DATA out17	1'd1
184				184	I2S1O_DATA_out18	1'd1
185				185	I2S1O_DATA_out19	1'd1
186				186	I2S1O DATA out20	1'd1
187				187	I2S1O DATA out21	1'd1
188				188	I2S1O DATA out22	1'd1
189				189	I2S1O_DATA_out23	1'd1
190	I2S0I_H_SYNC	0	no	190	pwm3_out1h	1'd1
191	I2S0I V SYNC	0	no	191	pwm3 out1l	1'd1
192	I2S0I H ENABLE	0	no	192	pwm3 out2h	1'd1
193	I2S1I H SYNC	0	no	193	pwm3 out2l	1'd1
194	I2S1I_V_SYNC	0	no	194	pwm3_out3h	1'd1
195	I2S1I H ENABLE	0	no	195	pwm3_out3l	1'd1
196				196	pwm3 out4h	1'd1
197				197	pwm3 out4l	1'd1
198	U2RXD in	0	ves	198	U2TXD out	1'd1
199	U2CTS in	0	ves	199	U2RTS out	1'd1
200	emac mdc i	0	no	200	emac mdc o	emac mdc oe
201	emac_mdi_i	0	no	201	emac_mdo_o	emac_mdo_o_e
202	emac crs i	0	no	202	emac crs o	emac crs oe
203	emac col i	0	no	203	emac col o	emac col oe
204	pcmfsync in	0	no	204	bt audio0 irg	1'd1
205	pcmclk_in	0	no	205	bt_audio1_irq	1'd1
206	pcmdin	0	no	206	bt_audio2_irq	1'd1
207				207	ble audio0 irg	1'd1
208				208	ble audio1 irg	1'd1
209				209	ble audio2 irg	1'd1
210				210	pcmfsync_out	pcmfsync_en
211				211	pcmclk_out	pcmclk_en
212				212	pcmdout	pcmdout en
213				213	ble_audio_sync0_p	1'd1
214				214	ble_audio_sync1_p	1'd1
215				215	ble_audio_sync2_p	1'd1
224				224	sig_in_func224	1'd1
225				225	sig in func225	1'd1
226				226	sig_in_func226	1'd1
227				227	sig_in_func227	1'd1
228				228	sig in func228	1'd1

Espressif.com www.espressif.com

Strapping Pins

		Voltage of Interna	I LDO (VDD_SDIO)					
Pin	Default	3.	3V	1.8V				
MTDI	Pull-down		0	1				
		Booting	g Mode					
Pin	Default	Downlo	ad Boot					
GPIO0	Pull-up		1	0				
GPIO2	Pull-down	Don't-care 0						
		Debugging Log on U	0TXD During Booting					
Pin	Default	U0TXD	Toggling	U0TXD Silent				
MTDO	Pull-up		1	0				
		Timing of S	SDIO Slave					
Pin	Default	Falling-edge Input Falling-edge Output	Falling-edge Input Rising-edge Output	Rising-edge Input Falling-edge Output	Rising-edge Input Rising-edge Output			
MTDO	Pull-up	0	0	1	1			
GPIO5	Pull-up	0	1	0	1			

Espressif www.espressif.com