F2802x Burn In Unit

Code Reference Manual

Mon Jun 10 2013

Contents

| 1 | Data | Structure Documentation | 1 |
|-----|--------|------------------------------------|----|
| | 1.1 | channelParameters Struct Reference | 1 |
| | 1.2 | i2cMsg Struct Reference | 3 |
| 2 | File I | Documentation | 5 |
| | 2.1 | Adc.h File Reference | 5 |
| | 2.2 | BstEn.h File Reference | 10 |
| | 2.3 | Cntl.h File Reference | 14 |
| | 2.4 | Common.h File Reference | 19 |
| | 2.5 | FanEn.h File Reference | 20 |
| | 2.6 | I2c.h File Reference | 23 |
| | 2.7 | MacroNets.h File Reference | 27 |
| | 2.8 | PhaseCtrl.h File Reference | 30 |
| | 2.9 | Pwm.h File Reference | 31 |
| | 2.10 | Settings.h File Reference | 33 |
| | 2.11 | SineGen.h File Reference | 36 |
| | 2.12 | SlewControl.h File Reference | 43 |
| | 2.13 | StateMachine.h File Reference | 46 |
| | 2.14 | Timers.h File Reference | 47 |
| | 2.15 | Tmp.h File Reference | 47 |
| Inc | dex | | 50 |

Chapter 1

Data Structure Documentation

1.1 channelParameters Struct Reference

#include <MacroNets.h>

Data Fields

- · volatile int32 refNet
- · volatile int32 iFdbkNet
- volatile int32 vFdbkNet
- volatile int32 outNet
- int32 ocp
- int32 ovp
- int32 target
- int32 slewRate
- int16 otp
- int16 iMaxRms
- int16 iMinRms
- int16 vMaxRms
- int16 vMinRms
- int16 iScale
- int16 vScale
- int16 vGainLmt
- opType opMode
- ctlType ctlMode
- Uint16 acFrequency
- Uint16 chEnable

1.1.1 Detailed Description

A structure used to represent the collection of settings pertaining to a particular channel or stage. Note that DPLib CNTL coefficient structures are handled separately to reduce complexity as DPLib expects them to be arranged in a certain manner in memory.

1.1.2 Field Documentation

1.1.2.1 Uint16 channelParameters::acFrequency

Sine signal generator frequency setting (Hz).

| 1.1.2.2 Uint16 channelParameters::chEnable |
|--|
| Channel enable status {FALSE, TRUE}. |
| 1.1.2.3 ctlType channelParameters::ctlMode |
| Control mode setting {iCtrl, vCtrl}. |
| 1.1.2.4 volatile int32 channelParameters::iFdbkNet |
| Current feednack net (IQ24). |
| 1.1.2.5 int16 channelParameters::iMaxRms |
| Maximum RMS current setting limit (SQ10). |
| 1.1.2.6 int16 channelParameters::iMinRms |
| Minimum RMS current setting limit (SQ10). |
| 1.1.2.7 int16 channelParameters::iScale |
| Current scaling setting in volts-per-amp for scaling between a voltage level measured by an ADC to a real curren value (SQ14). |
| 1.1.2.8 int32 channelParameters::ocp |
| Normalised OCP limit (IQ24). |
| 1.1.2.9 opType channelParameters::opMode |
| Output mode setting {dc, ac}. |
| 1.1.2.10 int16 channelParameters::otp |
| OTP limit in $^{\circ}$ C (SQ7). |
| 1.1.2.11 volatile int32 channelParameters::outNet |
| IIR filter control law output net (IQ24). |
| 1.1.2.12 int32 channelParameters::ovp |
| Normalised OVP limit (IQ24). |
| 1.1.2.13 volatile int32 channelParameters::refNet |
| Net for CNTL reference (IQ24). |

1.1.2.14 int32 channelParameters::slewRate

IIR filter control law reference slew rate (IQ24).

1.1.2.15 int32 channelParameters::target

IIR filter control law reference slew target (IQ24).

1.1.2.16 volatile int32 channelParameters::vFdbkNet

Voltage feedback net (IQ24).

1.1.2.17 int16 channelParameters::vGainLmt

Sine signal generator voltage gain limit (SQ14).

1.1.2.18 int16 channelParameters::vMaxRms

Maximum RMS voltage setting limit (SQ10).

1.1.2.19 int16 channelParameters::vMinRms

Minimum RMS voltage setting limit (SQ10).

1.1.2.20 int16 channelParameters::vScale

Voltage scaling setting in volts-per-volts for scaling between a voltage level measured by an ADC to a real voltage value (SQ14).

The documentation for this struct was generated from the following file:

· MacroNets.h

1.2 i2cMsg Struct Reference

#include <I2c.h>

Data Fields

- volatile Uint16 msgStatus
- Uint16 slaveAddress
- Uint16 numOfBytes
- Uint16 numSlavePtrBytes
- Uint16 slavePtrAddrHigh
- Uint16 slavePtrAddrLow
- Uint16 msgBuffer [I2C_MAX_BUFFER_SIZE]

1.2.1 Detailed Description

The structure used to contain all settings and values relevant to a particular I2C message.

1.2.2 Field Documentation

1.2.2.1 Uint16 i2cMsg::msgBuffer[I2C_MAX_BUFFER_SIZE]

A buffer array for message data. The maximum buffer size, MAX_BUFFER_SIZE, is 4 due to the FIFO's size.

1.2.2.2 volatile Uint16 i2cMsg::msgStatus

Indicates which state the message is in.

1.2.2.3 Uint16 i2cMsg::numOfBytes

The number of valid bytes in (or to be put in msgBuffer).

1.2.2.4 Uint16 i2cMsg::numSlavePtrBytes

The number of slave register pointer address bytes.

1.2.2.5 Uint16 i2cMsg::slaveAddress

The slave device I2C address this message is intended for.

1.2.2.6 Uint16 i2cMsg::slavePtrAddrHigh

The slave register pointer high byte.

1.2.2.7 Uint16 i2cMsg::slavePtrAddrLow

The slave register pointer low byte.

The documentation for this struct was generated from the following file:

I2c.h


Chapter 2

File Documentation

2.1 Adc.h File Reference

ADC, DAC, comparator and related functions.

This graph shows which files directly or indirectly include this file:



Functions

- void adcMacroConfigure (void)
- void adcCompConfigure (void)
- Uint16 adcCheckOcp (void)
- Uint16 adcCheckOvp (void)
- Uint16 adcSetDac (Uint16 chnl, float32 dacLvl)
- Uint16 adcSetIScale (Uint16 chnl, float32 scaleSetting)
- Uint16 adcSetVScale (Uint16 chnl, float32 scaleSetting)
- Uint16 adcSetOcp (Uint16 chnl, float32 ocpSetting)
- Uint16 adcSetOvp (Uint16 chnl, float32 ovpSetting)
- Uint16 adcGetDac (Uint16 chnl, float32 *dacDest)
- Uint16 adcGetIScale (Uint16 chnl, float32 *sclDest)
- Uint16 adcGetVScale (Uint16 chnl, float32 *sclDest)
- Uint16 adcGetOcp (Uint16 chnl, float32 *ocpDest)
- Uint16 adcGetOvp (Uint16 chnl, float32 *ovpDest)

Variables

```
volatile int32 * ADCDRV_1ch_Rlt1
```

- volatile int32 * ADCDRV_1ch_Rlt2
- volatile int32 * ADCDRV_1ch_Rlt3
- volatile int32 * ADCDRV_1ch_Rlt4
- volatile int32 * ADCDRV 1ch Rlt5
- volatile int32 * ADCDRV_1ch_Rlt6
- volatile int32 * ADCDRV_1ch_Rlt7
- volatile int32 * ADCDRV_1ch_Rlt8
- volatile int32 * ADCDRV_1ch_Rlt9
- volatile int32 * ADCDRV_1ch_Rlt10
- volatile int32 * ADCDRV 1ch Rlt11
- volatile int32 * ADCDRV_1ch_Rlt12
- volatile int32 * ADCDRV_1ch_Rlt13

2.1.1 Detailed Description

ADC, DAC, comparator and related functions.

2.1.2 Function Documentation

2.1.2.1 Uint16 adcCheckOcp (void)

Checks the current current sense ADC readings against the OCP limits.

Returns

Error status

2.1.2.2 Uint16 adcCheckOvp (void)

Checks the current voltage sense ADC readings against the OVP limits.

Returns

Error status

2.1.2.3 void adcCompConfigure (void)

Configures the COMP 1 & 2 comparators using the internal DACs at inverting inputs.

- SHOULD be called AFTER adcSocCnf().
- SHOULD be called BEFORE PWMS (SYNC) are started.
- SHOULD be called BEFORE pwmTZConfigure().

2.1.2.4 Uint16 adcGetDac (Uint16 chnl, float32 * dacDest)

Queries the output level setting of the DAC on the inverting input of the comparators.

Parameters

2.1 Adc.h File Reference 7

| in | chnl | Specifies the channel number on which the setting is to be queried. |
|-----|---------|---|
| out | dacDest | Address of the memory location at which to place the query result (volts or |
| | | amps). |

Returns

Error status.

2.1.2.5 Uint16 adcGetlScale (Uint16 chnl, float32 * sclDest)

Queries the current current scaling setting of the specified channel.

Parameters

| in | chnl | Specifies the channel number on which the setting is to be queried. |
|-----|---------|---|
| out | sclDest | Address of the memory location at which to place the query result (amps). |

Returns

Error status.

2.1.2.6 Uint16 adcGetOcp (Uint16 chnl, float32 * ocpDest)

Queries the over current protection setting for the specified channel.

Parameters

| in | chnl | Specifies the channel number on which the setting is to be queried. |
|-----|---------|---|
| out | ocpDest | Address of the memory location at which to place the query result (amps). |

Returns

Error status.

2.1.2.7 Uint16 adcGetOvp (Uint16 chnl, float32 * ovpDest)

Queries the over current protection setting for the specified channel.

Parameters

| in | chnl | Specifies the channel number on which the setting is to be queried. |
|-----|---------|--|
| out | ovpDest | Address of the memory location at which to place the query result (volts). |

Returns

Error status.

2.1.2.8 Uint16 adcGetVScale (Uint16 chnl, float32 * sclDest)

Queries the current voltage scaling setting of the specified channel.

Parameters

| in | chnl | Specifies the channel number on which the setting is to be queried. |
|-----|---------|--|
| out | sclDest | Address of the memory location at which to place the query result (volts). |

Returns

Error status.

2.1.2.9 void adcMacroConfigure (void)

Configures the ADC's SOCs then calls pwmSocConfigure().

- SHOULD be run after pwmMacroConfigure().
- SHOULD be run before DPL_INIT().

2.1.2.10 Uint16 adcSetDac (Uint16 chnl, float32 dacLvl)

Sets the output levels of the DACs on the inverting input of the comparators. The function will determine the scaling to be applied by testing the ctrlMode setting of the channel specified. The respective channel's current or voltage MUST be set previously.

Parameters

| in | chnl | Specifies the channel number the setting is to be applied to. |
|----|--------|---|
| in | dacLvl | Specifies the value of the level setting to be applied (volts or amps). |

Returns

Error status.

2.1.2.11 Uint16 adcSetlScale (Uint16 chnl, float32 scaleSetting)

Sets the current scaling for the specified channel.

Parameters

| in | chnl | Specifies the channel number the setting is to be applied to. |
|----|--------------|--|
| in | scaleSetting | Specifies the value of the scaling setting to be applied (amps/volts). |

Returns

Error status.

2.1.2.12 Uint16 adcSetOcp (Uint16 chnl, float32 ocpSetting)

Sets the over current protection limit for the specified channel.

Parameters

| in | chnl | Specifies the channel number the setting is to be applied to. |
|----|------------|---|
| in | ocpSetting | Specifies the value of the limit to be applied (Amps). |

2.1 Adc.h File Reference 9

Returns

Error status.

2.1.2.13 Uint16 adcSetOvp (Uint16 chnl, float32 ovpSetting)

Sets the over voltage protection limit for the specified channel.

Parameters

| in | chnl | Specifies the channel number the setting is to be applied to. |
|----|------------|---|
| in | ovpSetting | Specifies the value of the limit to be applied (volts). |

Returns

Error status.

2.1.2.14 Uint16 adcSetVScale (Uint16 chnl, float32 scaleSetting)

Sets the voltage scaling for the specified channel.

Parameters

| in | chnl | Specifies the channel number the setting is to be applied to. |
|----|--------------|---|
| in | scaleSetting | Specifies the value of the scaling setting to be applied (volts/volts). |

Returns

Error status.

2.1.3 Variable Documentation

2.1.3.1 volatile int32* ADCDRV_1ch_Rlt1

Channel 0 current sense ADC terminal pointer.

2.1.3.2 volatile int32* ADCDRV_1ch_Rlt10

Channel 3 voltage sense ADC terminal pointer.

2.1.3.3 volatile int32* ADCDRV_1ch_Rlt11

Interboost voltage sense ADC terminal pointer.

2.1.3.4 volatile int32* ADCDRV_1ch_Rlt12

AC stage voltage sense ADC terminal pointer.

2.1.3.5 volatile int32* ADCDRV_1ch_Rlt13

VMid voltage sense ADC terminal pointer.

2.1.3.6 volatile int32* ADCDRV_1ch_Rlt2

Channel 1 current sense ADC terminal pointer.

2.1.3.7 volatile int32* ADCDRV_1ch_Rlt3

Channel 2 current sense ADC terminal pointer.

2.1.3.8 volatile int32* ADCDRV_1ch_Rlt4

Channel 3 current sense ADC terminal pointer.

2.1.3.9 volatile int32* ADCDRV_1ch_Rlt5

Interboost current sense ADC terminal pointer.

2.1.3.10 volatile int32* ADCDRV_1ch_Rlt6

AC stage current sense ADC terminal pointer.

2.1.3.11 volatile int32* ADCDRV_1ch_Rlt7

Channel 0 voltage sense ADC terminal pointer.

2.1.3.12 volatile int32* ADCDRV_1ch_Rlt8

Channel 1 voltage sense ADC terminal pointer.


2.1.3.13 volatile int32* ADCDRV_1ch_Rlt9

Channel 2 voltage sense ADC terminal pointer.

2.2 BstEn.h File Reference

Functions for enabling and disabling the boost converter stages via I2C.

This graph shows which files directly or indirectly include this file:



2.2 BstEn.h File Reference

Macros

- #define IOE_I2C_ADDR 0x20
- #define IOE_IODIR_ADDR 0x00
- #define IOE_IPOL_ADDR 0x01
- #define IOE_GPINTEN_ADDR 0x02
- #define IOE DEFVAL ADDR 0x03
- #define IOE_INTCON_ADDR 0x04
- #define IOE_IOCON_ADDR 0x05
- #define IOE_GPPU_ADDR 0x06
- #define IOE_INTF_ADDR 0x07
- #define IOE INTCAP ADDR 0x08
- #define IOE_GPIO_ADDR 0x09
- #define IOE OLAT ADDR 0x0A
- #define BST_NUM_CHNL 0x04
- #define IOE_NUM_CHNL BST_NUM_CHNL

Functions

- Uint16 bclnit (void)
- Uint16 bcEnable (Uint16 chnl)
- Uint16 bcDisable (Uint16 chnl)

2.2.1 Detailed Description

Functions for enabling and disabling the boost converter stages via I2C. The converters are controlled via an external I/O expander (MCP23008) that is connected to the I2C bus at address 0100x-x-x where 'x-x-x' is dependent upon the configuration of resistors R60 - 61 & R70 - R74.

After bclnit() all converters default to disabled.

Warning

Before any converter control functions can be used the I2C peripheral MUST be initialised and EITHER bcInit() or fcInit() MUST be run - bcInit() will require the interrupts to be enabled globally.

See Also

i2cInit()
fcInit()

2.2.2 Macro Definition Documentation

2.2.2.1 #define BST_NUM_CHNL 0x04

Number of boost converter channels.

2.2.2.2 #define IOE_DEFVAL_ADDR 0x03

MCP23008 I/O expander default value register address.

2.2.2.3 #define IOE_GPINTEN_ADDR 0x02

MCP23008 I/O expander interrupt on change enable register address.

2.2.2.4 #define IOE_GPIO_ADDR 0x09

MCP23008 I/O expander GPIO port register address.

2.2.2.5 #define IOE_GPPU_ADDR 0x06

MCP23008 I/O expander pull-up resistor configuration register address.

2.2.2.6 #define IOE_I2C_ADDR 0x20

MCP23008 I/O expander I2C address (slave, 32d, 8-bit I/O expander).

2.2.2.7 #define IOE_INTCAP_ADDR 0x08

MCP23008 I/O expander interrupt capture register address.

2.2.2.8 #define IOE_INTCON_ADDR 0x04

MCP23008 I/O expander interrupt on change control register address.

2.2.2.9 #define IOE_INTF_ADDR 0x07

MCP23008 I/O expander interrupt flag register address.

2.2.2.10 #define IOE_IOCON_ADDR 0x05

MCP23008 I/O expander configuration register address.

2.2.2.11 #define IOE_IODIR_ADDR 0x00

MCP23008 I/O expander I/O direction register address.

2.2.2.12 #define IOE_IPOL_ADDR 0x01

MCP23008 I/O expander input polarity register address.

2.2.2.13 #define IOE_NUM_CHNL BST_NUM_CHNL

Total number of MCP I/O expander channels.

2.2.2.14 #define IOE_OLAT_ADDR 0x0A

MCP23008 I/O expander output latch register address.

2.2.3 Function Documentation

2.2.3.1 Uint16 bcDisable (Uint16 chnl)

Disables the specified channel's boost converter. The I2C peripheral and the boost converter enable controller interface MUST be initialised before this function is used.

2.2 BstEn.h File Reference

See Also

i2cInit()
bcInit()

Parameters

| in | chnl | Specifies the channel boost that is to be disabled. |
|----|------|---|
|----|------|---|

Returns

Error status.

2.2.3.2 Uint16 bcEnable (Uint16 chnl)

Enables the specified channel's boost converter. The I2C peripheral and the boost converter enable controller interface MUST be initialised before this function is used.

See Also

i2cInit()
bcInit()

Parameters

| in | chnl | Specifies the channel boost that is to be enabled. |
|----|------|--|
|----|------|--|

Returns

Error status.

2.2.3.3 Uint16 bclnit (void)

Initialises the boost converter enable control interface. The I2C peripheral MUST be initialised before this function is used.

See Also

i2cInit()


Returns

Error status.

2.3 Cntl.h File Reference

DPLib CNTL Macro related helper functions.

This graph shows which files directly or indirectly include this file:



Macros

• #define SATMAX_MAX 0.9f

Typedefs

• typedef enum coefNum cfType

Enumerations

```
    enum coefNum { ,
        cMin = firstCoef, cMax, cB0, cB1,
        cA1, cB2, cA2, cB3,
        cA3 }
```

Functions

- void cntlUpdateCoefs (void)
- Uint16 cntlGetCoef (Uint16 chnl, cfType coef, float32 *valDest)
- Uint16 cntlSetCoef (Uint16 chnl, cfType coef, float32 val)

Variables

```
• volatile int32 * CNTL_2P2Z_Coef1
```

- volatile int32 * CNTL_2P2Z_Coef2
- volatile int32 * CNTL_2P2Z_Coef3
- volatile int32 * CNTL_2P2Z_Coef4
- volatile int32 * CNTL_2P2Z_Coef5

2.3 Cntl.h File Reference 15

- volatile int32 * CNTL_2P2Z_Fdbk1
- volatile int32 * CNTL_2P2Z_Fdbk2
- volatile int32 * CNTL_2P2Z_Fdbk3
- volatile int32 * CNTL_2P2Z_Fdbk4
- volatile int32 * CNTL 2P2Z Fdbk5
- volatile int32 * CNTL 2P2Z Out1
- volatile int32 * CNTL_2P2Z_Out2
- volatile int32 * CNTL_2P2Z_Out3
- volatile int32 * CNTL_2P2Z_Out4
- volatile int32 * CNTL_2P2Z_Out5
- volatile int32 * CNTL_2P2Z_Ref1
- volatile int32 * CNTL 2P2Z Ref2
- volatile int32 * CNTL_2P2Z_Ref3
- volatile int32 * CNTL_2P2Z_Ref4
- volatile int32 * CNTL_2P2Z_Ref5
- volatile int32 * CNTL_3P3Z_Coef1
- volatile int32 * CNTL 3P3Z Coef2
- volatile int32 * CNTL_3P3Z_Fdbk1
- volatile int32 * CNTL_3P3Z_Fdbk2
- volatile int32 * CNTL_3P3Z_Out1
- volatile int32 * CNTL 3P3Z Out2
- volatile int32 * CNTL 3P3Z Ref1
- volatile int32 * CNTL_3P3Z_Ref2
- struct CNTL 2P2Z CoefStruct coefs2 [NUM ICTRL CHNLS]
- struct CNTL_3P3Z_CoefStruct coefs3 [NUM_VCTRL_CHNLS]

2.3.1 Detailed Description

DPLib CNTL Macro related helper functions.

2.3.2 Macro Definition Documentation

2.3.2.1 #define SATMAX_MAX 0.9f

The maximum allowable value for the IIR filter control law's maximum saturation.

2.3.3 Typedef Documentation

2.3.3.1 typedef enum coefNum cfType

A type that allows a reference to a CNTL coefficient.

2.3.4 Enumeration Type Documentation

2.3.4.1 enum coefNum

CNTL Coefficient references

Enumerator

cMin Saturation minimum reference.

cMax Saturation maximum reference.

cB0 B0 coefficient reference.

- cB1 B1 coefficient reference.
- cA1 A1 coefficient reference.
- cB2 B2 coefficient reference.
- cA2 A2 coefficient reference.
- cB3 B3 coefficient reference.
- cA3 A3 coefficient reference.

2.3.5 Function Documentation

2.3.5.1 Uint16 cntlGetCoef (Uint16 chnl, cfType coef, float32 * valDest)

Queries the specified IIR filter control law coefficient for the specified channel.

Parameters

| in | chnl | Specifies the channel number on which the setting is to be queried. |
|-----|---------|---|
| in | coef | Specifies the coefficient to be queried. |
| out | valDest | Address of the memory location at which to place the query result. |

Returns

Error status.

2.3.5.2 Uint16 cntlSetCoef (Uint16 chnl, cfType coef, float32 val)

Sets the specified IIR filter control law coefficient for the specified channel.

• The actual setting in use is not updated until AFTER cntlUpdateCoefs() has been called.

Parameters

| in | chnl | Specifies the channel number the setting is to be applied to [0, NUM_CHNLS). |
|----|------|--|
| in | coef | Specifies the coefficient to be set [cMin, cA3). |
| in | val | Specifies the coefficient value to be applied. Should be between the minimum |
| | | and maximum values for the specific coefficient as defined by cfLmts[coef] and |
| | | cfLmts[coef + cA3]. |

Returns

Error status.

2.3.5.3 void cntlUpdateCoefs (void)

Updates the IIR filter control law's coefficients that are being used to those values set by the use of the other functions within this file.

2.3.6 Variable Documentation

2.3.6.1 volatile int32* CNTL_2P2Z_Coef1

Channel 0 IIR filter control law coefficient terminal pointer.

2.3 Cntl.h File Reference

2.3.6.2 volatile int32* CNTL_2P2Z_Coef2

Channel 1 IIR filter control law coefficient terminal pointer.

2.3.6.3 volatile int32* CNTL_2P2Z_Coef3

Channel 2 IIR filter control law coefficient terminal pointer.

2.3.6.4 volatile int32* CNTL_2P2Z_Coef4

Channel 3 IIR filter control law coefficient terminal pointer.

2.3.6.5 volatile int32* CNTL_2P2Z_Coef5

Channel 4 IIR filter control law coefficient terminal pointer.

2.3.6.6 volatile int32* CNTL_2P2Z_Fdbk1

Channel 0 IIR filter control law feedback terminal pointer.

2.3.6.7 volatile int32* CNTL_2P2Z_Fdbk2

Channel 1 IIR filter control law feedback terminal pointer.

2.3.6.8 volatile int32* CNTL_2P2Z_Fdbk3

Channel 2 IIR filter control law feedback terminal pointer.

2.3.6.9 volatile int32* CNTL_2P2Z_Fdbk4

Channel 3 IIR filter control law feedback terminal pointer.

2.3.6.10 volatile int32* CNTL_2P2Z_Fdbk5

Channel 4 IIR filter control law feedback terminal pointer.

2.3.6.11 volatile int32* CNTL_2P2Z_Out1

Channel 0 IIR filter control law output terminal pointer.

2.3.6.12 volatile int32* CNTL_2P2Z_Out2

Channel 1 IIR filter control law output terminal pointer.

2.3.6.13 volatile int32* CNTL_2P2Z_Out3

Channel 2 IIR filter control law output terminal pointer.

2.3.6.14 volatile int32* CNTL_2P2Z_Out4

Channel 3 IIR filter control law output terminal pointer.

2.3.6.15 volatile int32* CNTL_2P2Z_Out5

Channel 4 IIR filter control law output terminal pointer.

2.3.6.16 volatile int32* CNTL_2P2Z_Ref1

Channel 0 IIR filter control law reference terminal pointer.

2.3.6.17 volatile int32* CNTL_2P2Z_Ref2

Channel 1 IIR filter control law reference terminal pointer.

2.3.6.18 volatile int32* CNTL_2P2Z_Ref3

Channel 2 IIR filter control law reference terminal pointer.

2.3.6.19 volatile int32* CNTL_2P2Z_Ref4

Channel 3 IIR filter control law reference terminal pointer.

2.3.6.20 volatile int32* CNTL_2P2Z_Ref5

Channel 4 IIR filter control law reference terminal pointer.

2.3.6.21 volatile int32* CNTL_3P3Z_Coef1

Interboost IIR filter control law coefficient terminal pointer.

2.3.6.22 volatile int32* CNTL_3P3Z_Coef2

AC stage IIR filter control law coefficient terminal pointer.

2.3.6.23 volatile int32* CNTL_3P3Z_Fdbk1

Interboost IIR filter control law feedback terminal pointer.

2.3.6.24 volatile int32* CNTL_3P3Z_Fdbk2

AC stage IIR filter control law feedback terminal pointer.

2.3.6.25 volatile int32* CNTL_3P3Z_Out1

Interboost IIR filter control law output terminal pointer.

2.3.6.26 volatile int32* CNTL_3P3Z_Out2

AC stage IIR filter control law output terminal pointer.

2.3.6.27 volatile int32* CNTL_3P3Z_Ref1

Interboost IIR filter control law reference terminal pointer.

2.3.6.28 volatile int32* CNTL_3P3Z_Ref2

AC stage IIR filter control law reference terminal pointer.

2.3.6.29 struct CNTL_2P2Z_CoefStruct coefs2[NUM_ICTRL_CHNLS]

Array of structures that hold the 2-pole 2-zero IIR filter control law coefficient currently in use.


2.3.6.30 struct CNTL_3P3Z_CoefStruct coefs3[NUM_VCTRL_CHNLS]

Array of structures that hold the 3-pole 3-zero IIR filter control law coefficient currently in use.

2.4 Common.h File Reference

Common include file for the project.

```
#include "Settings.h"
#include "PeripheralHeaderIncludes.h"
#include "DSP2802x_EPWM_defines.h"
#include "IQMathLib.h"
#include "SQMath.h"
#include "DPlib.h"
#include "sgen.h"
#include "StateMachine.h"
#include "I2c.h"
#include "MacroNets.h"
#include "Timers.h"
#include "Adc.h"
#include "Pwm.h"
#include "Cntl.h"
#include "SlewControl.h"
#include "SineGen.h"
#include "PhaseCtrl.h"
#include "tmp.h"
#include "FanEn.h"
#include "BstEn.h"
```



Include dependency graph for Common.h:


2.4.1 Detailed Description

Common include file for the project. All other header files used should be included within this file and this file should then be used to include them in the required source files.

2.5 FanEn.h File Reference

Functions for enabling and disabling the external fans via I2C.

This graph shows which files directly or indirectly include this file:



Macros

- #define IOE_I2C_ADDR 0x20
- #define IOE IODIR ADDR 0x00
- #define IOE_IPOL_ADDR 0x01
- #define IOE_GPINTEN_ADDR 0x02
- #define IOE_DEFVAL_ADDR 0x03
- #define IOE_INTCON_ADDR 0x04
- #define IOE_IOCON_ADDR 0x05
- #define IOE_GPPU_ADDR 0x06
- #define IOE_INTF_ADDR 0x07
- #define IOE_INTCAP_ADDR 0x08
- #define IOE_GPIO_ADDR 0x09
- #define IOE_OLAT_ADDR 0x0A
- #define FAN_NUM_CHNL 0x04
- #define FAN_CHNL_OFST 0x04

Functions

- Uint16 fcInit (void)
- Uint16 fcEnable (Uint16 chnl)
- Uint16 fcDisable (Uint16 chnl)

2.5 FanEn.h File Reference 21

2.5.1 Detailed Description

Functions for enabling and disabling the external fans via I2C. The fans are controlled via an external I/O expander (MCP23008) that is connected to the I2C bus at address 0100x-x-x where 'x-x-x' is dependent upon the configuration of resistors R60 - 61 & R70 - R74.

After fclnit() all fans default to disabled.

Warning

Before any fan control functions can be used the I2C peripheral MUST be initialised and EITHER fclnit() or bclnit() must be run - fclnit() will require the interrupts to be enabled globally.

See Also

i2cInit()
bcInit()

2.5.2 Macro Definition Documentation

2.5.2.1 #define FAN_CHNL_OFST 0x04

Fan channel numbering offset

2.5.2.2 #define FAN_NUM_CHNL 0x04

Number of fan channels

2.5.2.3 #define IOE_DEFVAL_ADDR 0x03

MCP23008 I/O expander default value register address

2.5.2.4 #define IOE_GPINTEN_ADDR 0x02

MCP23008 I/O expander interrupt on change enable register address

2.5.2.5 #define IOE_GPIO_ADDR 0x09

MCP23008 I/O expander GPIO port register address

2.5.2.6 #define IOE_GPPU_ADDR 0x06

MCP23008 I/O expander pull-up resistor configuration register address

2.5.2.7 #define IOE_I2C_ADDR 0x20

MCP23008 I/O expander I2C address (slave, 32d, 8-bit I/O expander)

2.5.2.8 #define IOE_INTCAP_ADDR 0x08

MCP23008 I/O expander interrupt capture register address

2.5.2.9 #define IOE_INTCON_ADDR 0x04

MCP23008 I/O expander interrupt on change control register address

2.5.2.10 #define IOE_INTF_ADDR 0x07

MCP23008 I/O expander interrupt flag register address

2.5.2.11 #define IOE_IOCON_ADDR 0x05

MCP23008 I/O expander configuration register address

2.5.2.12 #define IOE_IODIR_ADDR 0x00

MCP23008 I/O expander I/O direction register address

2.5.2.13 #define IOE_IPOL_ADDR 0x01

MCP23008 I/O expander input polarity register address

2.5.2.14 #define IOE_OLAT_ADDR 0x0A

MCP23008 I/O expander output latch register address

2.5.3 Function Documentation

2.5.3.1 Uint16 fcDisable (Uint16 chnl)

Disables the specified channel's fan The I2C peripheral and the fan enable controller interface MUST be initialised before this function is used.

See Also

i2cInit()
fcInit()

Parameters

| in | chnl | Specifies the channel fan that is to be disabled |
|----|------|--|
|----|------|--|

Returns

Error status

2.5.3.2 Uint16 fcEnable (Uint16 chnl)

Enables the specified channel's fan The I2C peripheral and the fan enable controller interface MUST be initialised before this function is used.

2.6 I2c.h File Reference

See Also

i2cInit()
fcInit()

Parameters

| in | chnl | Specifies the channel fan that is to be enabled |
|----|------|---|
|----|------|---|

Returns

Error status

2.5.3.3 Uint16 fcInit (void)

Initialises the fan enable control interface. The I2C peripheral must be initialised before this function is used.

See Also

i2cInit()


Returns

Error status

2.6 I2c.h File Reference

I2C communication functions.

This graph shows which files directly or indirectly include this file:



Data Structures

• struct i2cMsg

Macros

- #define I2C_MAX_BUFFER_SIZE 0x04
- #define I2C_MAX_PTR_SIZE 0x02

- #define I2C_CLR_AL_BIT 0x0001
- #define I2C_CLR_NACK_BIT 0x0002
- #define I2C_CLR_ARDY_BIT 0x0004
- #define I2C_CLR_RRDY_BIT 0x0008
- #define I2C CLR SCD BIT 0x0020
- #define I2C ARDY ISRC 0x0003
- #define I2C_SCD_ISRC 0x0006
- #define I2C_MSGSTAT_INACTIVE 0x0000
- #define I2C MSGSTAT SEND WITHSTOP 0x0010
- #define I2C MSGSTAT WRITE BUSY 0x0011
- #define I2C MSGSTAT SEND NOSTOP 0x0020
- #define I2C_MSGSTAT_SEND_NOSTOP_BUSY 0x0021
- #define I2C_MSGSTAT_RESTART 0x0022
- #define I2C MSGSTAT READ BUSY 0x0023

Functions

- void i2cInit (void)
- void i2cPopMsg (i2cMsg *msg, Uint16 msgStatus, Uint16 slaveAddr, Uint16 numDataBytes, Uint16 num-SlavePtrBytes, Uint16 slavePtrAddrHi, Uint16 slavePtrAddrLo)
- Uint16 i2cWrite (i2cMsg *msg)
- Uint16 i2cRead (i2cMsg *msg)

2.6.1 Detailed Description

I2C communication functions.

Warning

The function i2cInit() MUST be called before any other public I2C function is used. This will clear any values already in the I2C registers.

Interrupts MUST be globally enabled for the functions i2cWrite() and i2cRead() to operate correctly.

See Also

BstEn.h FanEn.h Tmp.h

2.6.2 Macro Definition Documentation

2.6.2.1 #define I2C_ARDY_ISRC 0x0003

I2C Interrupt Sources Register access ready condition I2C interrupt source.

2.6.2.2 #define I2C_CLR_AL_BIT 0x0001

I2C Status Clear Bits Arbitration lost status clear bit.

2.6.2.3 #define I2C_CLR_ARDY_BIT 0x0004

Register access ready status clear bit.

2.6 I2c.h File Reference 25

2.6.2.4 #define I2C_CLR_NACK_BIT 0x0002

NACK status clear bit.

2.6.2.5 #define I2C_CLR_RRDY_BIT 0x0008

Receive data ready status clear bit.

2.6.2.6 #define I2C_CLR_SCD_BIT 0x0020

Stop detected status clear bit.

2.6.2.7 #define I2C_MAX_BUFFER_SIZE 0x04

Maximum I2C message buffer size in bytes, including slave register pointer bytes.

2.6.2.8 #define I2C_MAX_PTR_SIZE 0x02

Maximum number of slave register pointer bytes.

2.6.2.9 #define I2C_MSGSTAT_INACTIVE 0x0000

I2C Message States Inactive I2C message state.

2.6.2.10 #define I2C_MSGSTAT_READ_BUSY 0x0023

State indicating the I2C is busy with a read.

2.6.2.11 #define I2C_MSGSTAT_RESTART 0x0022

Transmit a master read with a restart.

2.6.2.12 #define I2C_MSGSTAT_SEND_NOSTOP 0x0020

Transmit a write with no stop.

2.6.2.13 #define I2C_MSGSTAT_SEND_NOSTOP_BUSY 0x0021

State indicating the I2C is busy with a write with no stop.

2.6.2.14 #define I2C_MSGSTAT_SEND_WITHSTOP 0x0010

Transmit a write with stop I2C message state.

2.6.2.15 #define I2C_MSGSTAT_WRITE_BUSY 0x0011

State indicating the I2C is busy with a write with a stop.

2.6.2.16 #define I2C_SCD_ISRC 0x0006

Stop detected condition I2C interrupt source.

2.6.3 Function Documentation

2.6.3.1 void i2clnit (void)

Initialises the I2C-A peripheral and relevant interrupts. This function will clear any values already in the I2C peripheral registers. This function MUST be called before any other public I2C function.

2.6.3.2 void i2cPopMsg (i2cMsg * msg, Uint16 msgStatus, Uint16 slaveAddr, Uint16 numDataBytes, Uint16 numSlavePtrBytes, Uint16 slavePtrAddrHi, Uint16 slavePtrAddrLo)

This function can be used to validate and populate the specified settings and values into the specified I2C message structure.

Parameters

| out | msg | The I2C message structure. |
|-----|----------------|---|
| in | msgStatus | The initial I2C message status. |
| in | slaveAddr | The slave address. |
| in | numDataBytes | The number, if any, of data bytes, above any slave register pointer bytes, in the |
| | | message. |
| in | numSlavePtr- | The number, if any, of slave register pointer bytes. |
| | Bytes | |
| in | slavePtrAddrHi | The slave register pointer high byte. If only one byte, or none, (as indicated by |
| | | numSlavePtrbytes) is to be used leave this at zero. |
| in | slavePtrAddrLo | The slave register pointer low byte. If no pointer bytes (as indicated by num- |
| | | SlavePtrbytes) are used leave this at zero. |

2.6.3.3 Uint16 i2cRead (i2cMsg * msg)

Starts an I2C-Aread using the settings specified. Read bytes are saved to the buffer msg.msgBuffer[].

Parameters

| in | msg | The I2C message struct. |
|----|-----|-------------------------|
| | | |

Returns

Error status.

2.6.3.4 Uint16 i2cWrite (i2cMsg * msg)

Starts an I2C-A write using the settings and values specified.

Parameters

| in | msg | The I2C message structure. |
|----|-----|----------------------------|


Returns

Error Status.

2.7 MacroNets.h File Reference

DPLib macro net and value control functions.

This graph shows which files directly or indirectly include this file:



Data Structures

· struct channelParameters

Macros

- #define LOAD_0 0
- #define LOAD 11
- #define LOAD_2 2
- #define LOAD_3 3
- #define AC_I_CNTL 4
- #define DC_STAGE 5
- #define AC_STAGE 6
- #define V_MID_CH 7

Typedefs

- typedef enum acOrDc opType
- typedef enum iOrVCtl ctlType

Enumerations

- enum acOrDc { dc = 0, ac = 1 }
- enum iOrVCtl { iCtrl = 0, vCtrl = 1 }

Functions

- void mnSetupChannels (void)
- void mnConnectNets (void)
- void mnStopAll (void)
- void mnRunAll (void)

Variables

- Uint16 stopAll
- Uint16 enableAll
- channelParameters channel [NUM_CHNLS+1]

2.7.1 Detailed Description

DPLib macro net and value control functions.

2.7.2 Macro Definition Documentation

2.7.2.1 #define AC_I_CNTL 4

The index position for AC I control settings.

2.7.2.2 #define AC_STAGE 6

The index position for AC stage settings.

2.7.2.3 #define DC_STAGE 5

The index position for DC stage settings.

2.7.2.4 #define LOAD_0 0

The index position for Load 0 settings.

2.7.2.5 #define LOAD_1 1

The index position for Load 1 settings.

2.7.2.6 #define LOAD_2 2

The index position for Load 2 settings.

2.7.2.7 #define LOAD_3 3

The index position for Load 3 settings.

2.7.2.8 #define V_MID_CH 7

The index position for VMid settings.

2.7.3 Typedef Documentation

2.7.3.1 typedef enum iOrVCtl ctlType

A type that allow specification of a channel's control mode setting.

2.7.3.2 typedef enum acOrDc opType

A type that allow specification of a channel's output mode setting.

2.7.4 Enumeration Type Documentation

2.7.4.1 enum acOrDc

The possible settings for channel output settings.

Enumerator

```
dc DC channel setting (0).
```

ac AC channel setting (1 or not-zero).

2.7.4.2 enum iOrVCtI

The possible settings for channel control setting.

Enumerator

```
iCtrl Current control setting (0).
```

vCtrl Voltage control setting (1 or not-zero).

2.7.5 Function Documentation

2.7.5.1 void mnConnectNets (void)

Connects the macro terminals to the relevant nets. This SHOULD be called AFTER DPL_Init()

2.7.5.2 void mnRunAll (void)

Enables all IIR filter control law reference inputs.

2.7.5.3 void mnSetupChannels (void)

Initialises all channel settings structures with their default values.

Warning

This MUST be called AFTER pwmMacroConfigure()

2.7.5.4 void mnStopAll (void)

Disables and zeros all IIR filter control law reference inputs, thus causing their outputs to ramp down to zero.

2.7.6 Variable Documentation

2.7.6.1 channelParameters channel[NUM_CHNLS+1]

A collection of the individual channel structures.

2.7.6.2 Uint16 enableAll

Enable-all condition flag that allows status communication between the state machine tasks.


2.7.6.3 Uint16 stopAll

Stop-all condition flag that allows status communication between the state machine tasks.

2.8 PhaseCtrl.h File Reference

Signal generator phase (ACFBPHASE) control function.

This graph shows which files directly or indirectly include this file:



Functions

void pcUpdate (void)

Variables

• volatile int32 * PHASE_CTRL_In

2.8.1 Detailed Description

Signal generator phase (ACFBPHASE) control function.

Warning

This file is included by the file ISR.asm and thus any dependencies this file has should also be included there (e.g. PeripheralHeaderIncludes.h).

2.8.2 Function Documentation

2.8.2.1 void pcUpdate (void)

Updates GPIO19 based on state of *PHASE_CTRL_In terminal. Expects 0 (GPIO19 set) or non-zero (GPIO19 cleared). This is generally called by the DPL_ISR.asm

2.9 Pwm.h File Reference 31

2.8.3 Variable Documentation


2.8.3.1 volatile int32* PHASE_CTRL_In

Phase control module signal input terminal.

2.9 Pwm.h File Reference

PWM and related functions.

This graph shows which files directly or indirectly include this file:



Macros

• #define PERIOD 600

Functions

- void pwmTzConfigure (void)
- void pwmRstTz (void)
- void pwmMacroConfigure (void)
- void pwmSocConfigure (void)
- void pwmDPLTrigInit (void)
- Uint16 pwmSetFreq (Uint32 frq)
- Uint16 pwmGetFreq (Uint32 *frqDest)

Variables

- volatile int32 * PWMDRV_2ch_UpCnt_Duty1A
- volatile int32 * PWMDRV_2ch_UpCnt_Duty1B
- volatile int32 * PWMDRV_2ch_UpCnt_Duty2A
- volatile int32 * PWMDRV_2ch_UpCnt_Duty2B
- volatile int32 * PWMDRV 2ch UpCnt Duty3A
- volatile int32 * PWMDRV_2ch_UpCnt_Duty3B

2.9.1 Detailed Description

PWM and related functions.

2.9.2 Macro Definition Documentation

2.9.2.1 #define PERIOD 600

Defines the initial PWM period setting = 60MHz / 600 = 100.

2.9.3 Function Documentation

2.9.3.1 void pwmDPLTrigInit (void)

Initialises and enables PWM1 (master) to trigger the DPL ISR.

2.9.3.2 Uint16 pwmGetFreq (Uint32 * frqDest)

Queries the current PWM frequency setting.

Parameters

| out | frqDest | Address of the memory location at which to place the query result (hertz). |
|-----|---------|--|
|-----|---------|--|

Returns

Error status.

2.9.3.3 void pwmMacroConfigure (void)

Configures each of the PWM macros for use.

2.9.3.4 void pwmRstTz (void)

Resets the trip zone after a comparator event.

2.9.3.5 Uint16 pwmSetFreq (Uint32 frq)

Sets the frequency of the PWMs.

Parameters

| in | frq | Specifies the required frequency (hertz). |
|----|-----|---|
|----|-----|---|

Returns

Error status.

2.9.3.6 void pwmSocConfigure (void)

Configures PWM1 (master) to generate ADC SOC start for ADC macro - configure before initialisation.

2.9.3.7 void pwmTzConfigure (void)

Configures PWM trip zones for use. Requires the comparator and DAC to be configured

See Also

adc.h

2.9.4 Variable Documentation

2.9.4.1 volatile int32* PWMDRV_2ch_UpCnt_Duty1A

Channel 0 PWM terminal pointer.

2.9.4.2 volatile int32* PWMDRV_2ch_UpCnt_Duty1B

Channel 1 PWM terminal pointers.

2.9.4.3 volatile int32* PWMDRV_2ch_UpCnt_Duty2A

Channel 2 PWM terminal pointer.

2.9.4.4 volatile int32* PWMDRV_2ch_UpCnt_Duty2B

Channel 3 PWM terminal pointer.

2.9.4.5 volatile int32* PWMDRV_2ch_UpCnt_Duty3A

Interboost PWM terminal pointer.


2.9.4.6 volatile int32* PWMDRV_2ch_UpCnt_Duty3B

AC stage PWM terminal pointer.

2.10 Settings.h File Reference

Major build definitions and settings for the project.

This graph shows which files directly or indirectly include this file:



Macros

- #define INCR_BUILD 2
- #define DEBUG
- #define DUAL CNTL AC
- #define VSSA 0I
- #define VMID_R1 540.0
- #define VMID_R2 4.3
- #define VAC_R1 540.0
- #define VAC R2 4.3
- #define NUM_ICTRL_CHNLS 5
- #define NUM_VCTRL_CHNLS 2
- #define NUM CHNLS NUM ICTRL CHNLS + NUM VCTRL CHNLS
- #define SQRT_2 1.41429
- #define RECP_SQRT_2 0.70711
- #define VDDA 3300I
- #define uSec100 6000
- #define CHANNEL_OOB 0x10
- #define VALUE OOB 0x11
- #define OCP_TRIP 0x12
- #define OVP TRIP 0x13
- #define OTP_TRIP 0x14
- #define I2C_READ_WRONG_MSG 0x20
- #define I2C_WRITE_WRONG_MSG 0x21
- #define I2C_STP_NOT_READY 0x22
- #define I2C_BUS_BUSY 0x23
- #define I2C_INVALID_ISRC 0x24

2.10.1 Detailed Description

Major build definitions and settings for the project.

Warning

This file is included and referenced by ISR.asm, main() and mnConnectNets(). When changes are made to this file please use rebuild all.

2.10.2 Macro Definition Documentation

2.10.2.1 #define CHANNEL_OOB 0x10

Channel out of bounds error code.

2.10.2.2 #define DEBUG

Includes and makes functions and variables public that are used only for debugging purposes.

2.10.2.3 #define DUAL_CNTL_AC

Uses the dual CNTL AC control instead of single VCtrl. Cannot be used if PID is still in use.

2.10.2.4 #define I2C_BUS_BUSY 0x23

I2C bus already busy error code.

2.10.2.5 #define I2C_INVALID_ISRC 0x24

Invalid I2C interrupt source error code.

2.10.2.6 #define I2C_READ_WRONG_MSG 0x20

Incorrect type I2C message read error code.

2.10.2.7 #define I2C_STP_NOT_READY 0x22

I2C stop bit was not yet received error code.

2.10.2.8 #define I2C_WRITE_WRONG_MSG 0x21

Incorrect type I2C write message error code.

2.10.2.9 #define INCR_BUILD 2

Alters the digital power control loop between closed or open. Open-Loop: 1. Closed-loop: 2.

2.10.2.10 #define NUM_CHNLS NUM_ICTRL_CHNLS + NUM_VCTRL_CHNLS

Total number of IIR filter control law macros used (doesn't include VMID semi-channel).

2.10.2.11 #define NUM_ICTRL_CHNLS 5

The number of current, or 2-pole 2-zero, IIR filter control law macros used.

2.10.2.12 #define NUM_VCTRL_CHNLS 2

The number of voltage, or 3-pole 3-zero, IIR filter control law macros used.

2.10.2.13 #define OCP_TRIP 0x12

Over-current protection trip error code.

2.10.2.14 #define OTP_TRIP 0x14

Over-temperature protection trip error code.

2.10.2.15 #define OVP_TRIP 0x13

Over-voltage protection trip error code.

2.10.2.16 #define RECP_SQRT_2 0.70711

1/sqrt(2) constant used for RMS calculations.

2.10.2.17 #define SQRT_2 1.41429

Sqrt(2) constant used for RMS calculations.

2.10.2.18 #define uSec100 6000

100us - System define.

2.10.2.19 #define VAC_R1 540.0

Scaling voltage divider R1 resistor value for VAC ADC.

2.10.2.20 #define VAC_R2 4.3

Scaling voltage divider R2 resistor value for VAC ADC.

2.10.2.21 #define VALUE_OOB 0x11

Value out of bounds error code.

2.10.2.22 #define VDDA 3300I

System VMAXREF (millivolts).

2.10.2.23 #define VMID_R1 540.0

Scaling voltage divider R1 resistor value for VMID ADC.

2.10.2.24 #define VMID_R2 4.3

Scaling voltage divider R2 resistor value for VMID ADC.


2.10.2.25 #define VSSA 0I

System VLOWREF (millivolts).

2.11 SineGen.h File Reference

Signal generator functions.

This graph shows which files directly or indirectly include this file:



Macros

- #define SIN_DFLT_RCTFY TRUE
- #define SIN DFLT OFST 0
- #define SIN_DFLT_PHSE 0
- #define SIN_DFLT_GAIN 0.9
- #define SIN DFLT F 50.0
- #define SIN_DFLT_F_MAX 1000u
- #define SIN CHANNEL AC STAGE
- #define SIN_F_SPL 8250u

Functions

- void sglnit (void)
- void sgUpdate (void)
- void sgGainUpdate (void)
- Uint16 sgSetState (Uint16 stt)
- Uint16 sgSetRectify (Uint16 rfy)
- Uint16 sgSetOffset (float32 ofst)
- Uint16 sgSetInitialPhase (float32 phs)
- Uint16 sgSetGainTarget (float32 gnt)
- Uint16 sgSetFreq (Uint16 frq)
- Uint16 sgSetFMax (Uint16 frq)
- Uint16 sgSetStepMax (Uint16 sMx)
- Uint16 sgGetState (Uint16 *sttDest)
- Uint16 sgGetRectify (Uint16 *rfyDest)
- Uint16 sgGetOffset (float32 *oftDest)
- Uint16 sgGetGainTarget (float32 *gntDest)
- Uint16 sgGetFreq (Uint16 *frqDest)
- Uint16 sgGetFMax (Uint16 *frqDest)
- Uint16 sgGetStepMax (Uint16 *sMxDest)
- Uint16 sgGetResolution (float32 *rslDest)

Variables

- volatile int32 * SGENTI_1ch_VOut
- volatile int32 * SGENTI_1ch_Sign

2.11.1 Detailed Description

Signal generator functions. sglnit() must be called before any other signal generator functions are used. Note that the frequency resolution is determined by the maximum frequency and the step max. For further details, see the signal generator library documentation (Texas Instruments Signal Generator Library Module user's Guide).

Warning

This file is included by the file ISR.asm.

2.11.2 Macro Definition Documentation

2.11.2.1 #define SIN_CHANNEL AC_STAGE

Defines which channel enable controls the generator output.

2.11.2.2 #define SIN_DFLT_F 50.0

Initial frequency setting (hertz).

2.11.2.3 #define SIN_DFLT_F_MAX 1000u

Initial maximum frequency setting (hertz).

2.11.2.4 #define SIN_DFLT_GAIN 0.9

Initial gain setting [0.0, 1.0].

2.11.2.5 #define SIN_DFLT_OFST 0

Initial offset setting [-0.5, +0.5], IQ15.

2.11.2.6 #define SIN_DFLT_PHSE 0

Initial initial phase setting [0, 360), IQ16.

2.11.2.7 #define SIN_DFLT_RCTFY TRUE

Initial rectification setting [TRUE | FALSE).

2.11.2.8 #define SIN_F_SPL 8250u

Signal sampling frequency, i.e. the frequency that sgen.calc() is called at. This is dependent on ISR frequency, currently 1/4 of f_ISR, full ISR speed is 33,000Hz.

2.11.3 Function Documentation

2.11.3.1 void sgGainUpdate (void)

Updates the gain value to create a slow-start ramp. This should be called at the same time and similarly to the DC slew update.

See Also

scSlewUpdate()

2.11.3.2 Uint16 sgGetFMax (Uint16 * frqDest)

Queries the current maximum frequecny setting.

Parameters

| out | frqDest | Address of the memory location at which to place the query result (hertz). |
|-----|---------|--|
|-----|---------|--|

Returns

Error ststus.

2.11.3.3 Uint16 sgGetFreq (Uint16 * frqDest)

Queries the current frequency setting.

Parameters

| out | frqDest | Address of the memory location at which to place the query result (hertz). |
|-----|---------|--|
|-----|---------|--|

Returns

Error status.

2.11.3.4 Uint16 sgGetGainTarget (float32 * gntDest)

Queries the current target gain setting.

Parameters

| out | gntDest | Address of the memory location at which to place the query result. |
|-----|---------|--|

Returns

Error status.

2.11.3.5 Uint16 sgGetOffset (float32 * oftDest)

Queries the current signal DC offset setting.

Parameters

| out | oftDest | Address of the memory location at which to place the query result. |
|-----|---------|--|

Returns

Error status.

2.11.3.6 Uint16 sgGetRectify (Uint16 * rfyDest)

Queries the current state of the signal generator rectification enable.

Parameters

| out | rfyDest | Address of the memory location at which to place the query result (1:ON 0:O- |
|-----|---------|--|
| | | FF). |

Returns

Error status.

2.11.3.7 Uint16 sgGetResolution (float32 * rslDest)

Queries the current frequency resolution. This is equal to $f_{\it max}$ / step_max.

Parameters

| out | rsIDest | Address of the memory location at which to place the query result. |
|-----|---------|--|
| | | reaction of the morning recommend to produce and query recommend |

Returns

Error status.

2.11.3.8 Uint16 sgGetState (Uint16 * sttDest)

Queries the current state of the generator output.

Parameters

| out | sttDest | Address of the memory location at which to place the query result (1:ON | 0:O- |
|-----|---------|---|------|
| | | FF). | |

Returns

Error status.

2.11.3.9 Uint16 sgGetStepMax (Uint16 * sMxDest)

Queries the current step_max setting.

Parameters

| out | sMxDest | Address of the memory location at which to place the query result. |
|-----|---------|--|
|-----|---------|--|

Returns

Error status.

2.11.3.10 void sglnit (void)

Sets the initial generator values and disables the output. This function MUST be called before any other signal generator function.

2.11.3.11 Uint16 sgSetFMax (Uint16 frq)

Sets the signal generator maximum frequency setting value, $f_{\it max}$.

Parameters

| in | frq | Frequency value $[0, f_{sample})$ (hertz). |
|----|-----|--|
|----|-----|--|

Returns

Error status.

2.11.3.12 Uint16 sgSetFreq (Uint16 frq)

Sets the signal frequency.

Parameters

| in | frq | Frequency value $[0, f_{max})$ (hertz). |
|----|-----|---|

Returns

Error status.

2.11.3.13 Uint16 sgSetGainTarget (float32 gnt)

Sets the target gain of the signal.

Parameters

| _ | | | |
|---|----|-----------------------------------|--|
| | in | gnt Gain target value [0.0, 1.0). | |

Returns

Error status.

2.11.3.14 Uint16 sgSetInitialPhase (float32 phs)

Sets the signal initial phase value

Parameters

| in | phs | Initial phase value [0, 360) (degrees). |
|----|-----|---|
|----|-----|---|

| _ | | | |
|---|-----|-----|----|
| D | Λt: | IPP | 20 |
| | | | |

Error status

2.11.3.15 Uint16 sgSetOffset (float32 ofst)

Sets the signal DC offset

Parameters

| in | <i>ofst</i> DC offset value [-0.5, +0.5). | |
|----|---|--|

Returns

Error status.

2.11.3.16 Uint16 sgSetRectify (Uint16 rfy)

Enables or disables the rectification of the generator output

Parameters

| in | rfy | Rectification enable state (1:ON 0:OFF). |
|----|-----|--|
|----|-----|--|

Returns

Error status.

2.11.3.17 Uint16 sgSetState (Uint16 stt)

Enables or disables the output of the generator onto the connected net

Parameters

| in | stt Output enable state (1:ON 0:OFF). |
|----|---|

Returns

Error status.

2.11.3.18 Uint16 sgSetStepMax (Uint16 sMx)

Sets the signal generator step max setting value.

Parameters

| in | sMx | Step_max value [0, 32767). |
|----|-----|----------------------------|

Returns

Error status.

2.11.3.19 void sgUpdate (void)

Generates the next signal data point and loads it onto the VOut terminal. If the point is positive the sign terminal is set, otherwise it is cleared. If rectify is enabled, the value produced will be an absolute value.

2.11.4 Variable Documentation

2.11.4.1 volatile int32* SGENTI_1ch_Sign

Voltage sign (pre-rectification) output terminal.


2.11.4.2 volatile int32* SGENTI_1ch_VOut

Voltage output terminal.

2.12 SlewControl.h File Reference

Slew control functions.

This graph shows which files directly or indirectly include this file:



Functions

- void scSlewUpdate (void)
- Uint16 scSetTarget (Uint16 chnl, float32 trgt)
- Uint16 scSetStep (Uint16 chnl, float32 stp)
- Uint16 scSetState (Uint16 chnl, Uint16 stt)
- Uint16 scSetTargetAll (float32 trgt)
- Uint16 scSetStepAll (float32 stp)
- Uint16 scSetStateAll (Uint16 stt)
- Uint16 scGetTarget (Uint16 chnl, float32 *trgtDest)
- Uint16 scGetStep (Uint16 chnl, float32 *stpDest)
- Uint16 scGetState (Uint16 chnl, Uint16 *sttDest)

2.12.1 Detailed Description

Slew control functions.

2.12.2 Function Documentation

2.12.2.1 Uint16 scGetState (Uint16 chnl, Uint16 * sttDest)

Queries the current reference net enable state for the specified channel.

Parameters

| in | chnl | Specifies the channel the setting is to be read from. |
|-----|---------|--|
| out | sttDest | Address of the memory location at which to place the query result (0:OFF |
| | | non-zero:ON). |

Returns

Error status.

2.12.2.2 Uint16 scGetStep (Uint16 chnl, float32 * stpDest)

Queries the current slew step size of the specified channel.

Parameters

| in | chnl | Specifies the channel the setting is to be read from. |
|-----|---------|--|
| out | stpDest | Address of the memory location at which to place the query result (amps or |
| | | volts). |

Returns

Error status.

2.12.2.3 Uint16 scGetTarget (Uint16 chnl, float32 * trgtDest)

Queries the current slew target setting for the specified channel.

Parameters

| in | chnl | Specifies the channel the setting is to be read from. |
|-----|----------|--|
| out | trgtDest | Address of the memory location at which to place the query result (amps or |
| | | volts). |

Returns

Error status.

2.12.2.4 Uint16 scSetState (Uint16 chnl, Uint16 stt)

Sets the reference net enable state for the specified channel.

Parameters

| in | chnl | Specifies the channel the setting is to be applied to. |
|----|------|--|
| in | stt | Specifies the reference net state to be applied (0:OFF non-zero:ON). |

Returns

Error Status.

2.12.2.5 Uint16 scSetStateAll (Uint16 stt)

Sets all channels' reference net enable state.

Parameters

| _ | | | |
|---|----|-----|---|
| | in | stt | Specifies the refernce net state to be applied (0:OFF non-zero:ON). |

Returns

Error status.

2.12.2.6 Uint16 scSetStep (Uint16 chnl, float32 stp)

Sets the slew step size for the specified channel.

Parameters

| in | chnl | Specifies the channel the setting is to be applied to. |
|----|------|--|
| in | stp | Specifies the value of the slew step size to be applied (amps or volts). |

Returns

Error status.

2.12.2.7 Uint16 scSetStepAll (float32 stp)

Sets all channels' slew step size.

Parameters

| in | stp | Specifies the value of the slew step size to be applied (amps or volts). |
|----|-----|--|

Returns

Error status.

2.12.2.8 Uint16 scSetTarget (Uint16 chnl, float32 trgt)

Sets the slew target for the specified channel.

Parameters

| in | chnl | Specifies the channel the setting is to be applied to. |
|----|------|---|
| in | trgt | Specifies the value of the slew target to be applied (amps or volts). |

Returns

Error status.

2.12.2.9 Uint16 scSetTargetAll (float32 trgt)

Sets all channels' slew target

Parameters

| in | trgt | Specifies the value of the slew target to be applied (amps or volts). |
|----|------|---|
|----|------|---|

Returns

Error status.


2.12.2.10 void scSlewUpdate (void)

Advances the slew ramps for all relevant channels. Does not apply to channels that use sine references

2.13 StateMachine.h File Reference

State machine functions.

This graph shows which files directly or indirectly include this file:



Functions

void smInit (void)

Variables

void(* Alpha_State_Ptr)(void)

2.13.1 Detailed Description

State machine functions.

2.13.2 Function Documentation

2.13.2.1 void smlnit (void)

Sets up the state machine (incl. timers) ready for use.

2.13.3 Variable Documentation


2.13.3.1 void(* Alpha_State_Ptr)(void)

Runs the next iteration of the state machine. Should be called from the main super-loop.

2.14 Timers.h File Reference

Real and virtual timer functions.

This graph shows which files directly or indirectly include this file:



Functions

void timersSetupReal (void)

2.14.1 Detailed Description

Real and virtual timer functions. These functions should be run as part of the state machine setup.

See Also

StateMachine.h

2.14.2 Function Documentation

2.14.2.1 void timersSetupReal (void)

Sets up the real timers that run the state machine This should be called as part of the state machine initialisation.


See Also

smInit()

2.15 Tmp.h File Reference

Temperature sensor functions.

This graph shows which files directly or indirectly include this file:



Macros

- #define ADC I2C ADDR 0x48
- #define ADC_NUM_CHNL 0x08
- #define ADC VREF 5.0
- #define ADC_STPS 256
- #define TMP_V0C_OFST 0.4
- #define TMP_SCL_OFST TMP_V0C_OFST * ADC_STPS / ADC_VREF
- #define TMP E T COLD 1.5

Functions

- Uint16 tmplnit (void)
- Uint16 tmpSetOtp (Uint16 chnl, float32 tmp)
- Uint16 tmpGetOtp (Uint16 chnl, float32 *tmpDest)
- Uint16 tmpCheckOtp (void)
- Uint16 tmpRead (Uint16 chnl, float32 *tmpDest)

2.15.1 Detailed Description

Temperature sensor functions. The temperature sensor (MCP9701) output is read via an external ADC (ADS7830) that is connected to the I2C bus at address 10010xx where 'xx' is dependent upon the configuration of resistors R75 - R78. All temperatures are in degrees Celcius.

Warning

Before any temperature functions can be used the I2C peripheral MUST be initialised and tmplnit() must be run - tmplnit() will require the interrupts to be enabled globally.

See Also

i2cInit()

2.15.2 Macro Definition Documentation

2.15.2.1 #define ADC_I2C_ADDR 0x48

Slave I2C address (ADS7830 8-channel ADC - A0 = 0, A1 = 0).

2.15.2.2 #define ADC_NUM_CHNL 0x08

Number of temperature channels. The program expects a 50/50 split with first half for the on-board temperature channels.

2.15.2.3 #define ADC_STPS 256

Number of ADS7830 ADC steps.

2.15.2.4 #define ADC_VREF 5.0

ADS7830 ADC reference voltage (volts).

2.15.2.5 #define TMP_E_T_COLD 1.5

MCP9701 Error at lowest operating temperature ($^{\circ}$ C), calculated as shown in Microchip AN1001.

2.15.2.6 #define TMP_SCL_OFST TMP_V0C_OFST * ADC_STPS / ADC_VREF

Scaled temperature offset.

2.15.2.7 #define TMP_V0C_OFST 0.4

MCP9701 Temperature sensor $V_{0^{\circ}C}$ (volts).

2.15.3 Function Documentation

2.15.3.1 Uint16 tmpCheckOtp (void)

Tests the current on-board temperature sensor readings against the OTP limits.

Returns

Error status.

2.15.3.2 Uint16 tmpGetOtp (Uint16 chnl, float32 * tmpDest)

Queries the on-board over temperature limit for the specified channel. The I2C peripheral and temperature reading interface MUST be initialised before this function is used.

Parameters

| in | chnl | Specifies the channel the setting is to be read from. |
|-----|---------|--|
| out | tmpDest | Address of the memory location at which to place the query result ($^{\circ}$ C). |

Returns

Error status.

2.15.3.3 Uint16 tmplnit (void)

Initialises the system for temperature readings. The I2C peripheral must be initialised before this function is used

See Also

i2cInit().

Returns

Error status.

2.15.3.4 Uint16 tmpRead (Uint16 chnl, float32 * tmpDest)

Queries the current on-board temperature of the specified channel.

Parameters

| in | chnl | Specifies the channel the temperature is to be read from. |
|-----|---------|--|
| out | tmpDest | Address of the memory location at which to place the query result ($^{\circ}$ C). |

Returns

Error status.

2.15.3.5 Uint16 tmpSetOtp (Uint16 chnl, float32 tmp)

Sets the on-board over temperature limit for the specified channel. The I2C peripheral and temperature reading interface MUST be initialised before this function is used.

Parameters

| in | chnl | Specifies the channel the setting is to be applied to. |
|----|------|---|
| in | tmp | Specifies the value of the limit to be applied ($^{\circ}$ C). |

Returns

Error status.

Index

| AC_I_CNTL | ADCDRV_1ch_Rlt13, 9 |
|----------------------|----------------------|
| MacroNets.h, 28 | ADCDRV_1ch_Rlt2, 9 |
| AC_STAGE | ADCDRV_1ch_Rlt3, 10 |
| MacroNets.h, 28 | ADCDRV_1ch_Rlt4, 10 |
| ADC_I2C_ADDR | ADCDRV_1ch_Rlt5, 10 |
| Tmp.h, 48 | ADCDRV_1ch_Rlt6, 10 |
| ADC_NUM_CHNL | ADCDRV_1ch_Rlt7, 10 |
| Tmp.h, 48 | ADCDRV_1ch_Rlt8, 10 |
| ADC STPS | ADCDRV 1ch Rlt9, 10 |
| | adcCheckOcp, 6 |
| ADC_VREF | adcCheckOvp, 6 |
| Tmp.h, 49 | adcCompConfigure, 6 |
| ADCDRV 1ch Rlt1 | adcGetDac, 6 |
| Adc.h, 9 | adcGetIScale, 7 |
| ADCDRV_1ch_Rlt10 | adcGetOcp, 7 |
| Adc.h, 9 | adcGetOvp, 7 |
| ADCDRV_1ch_Rlt11 | adcGetVScale, 7 |
| Adc.h, 9 | adcMacroConfigure, 8 |
| ADCDRV_1ch_Rlt12 | adcSetDac, 8 |
| Adc.h, 9 | adcSetIScale, 8 |
| ADCDRV_1ch_Rlt13 | adcSetOcp, 8 |
| Adc.h, 9 | adcSetOvp, 9 |
| ADCDRV_1ch_Rlt2 | adcSetVScale, 9 |
| Adc.h, 9 | adcCheckOcp |
| | • |
| ADCDRV_1ch_Rlt3 | Adc.h, 6 |
| Adc.h, 10 | adcCheckOvp |
| ADCDRV_1ch_Rlt4 | Adc.h, 6 |
| Adc.h, 10 | adcCompConfigure |
| ADCDRV_1ch_Rlt5 | Adc.h, 6 |
| Adc.h, 10 | adcGetDac |
| ADCDRV_1ch_Rlt6 | Adc.h, 6 |
| Adc.h, 10 | adcGetIScale |
| ADCDRV_1ch_Rlt7 | Adc.h, 7 |
| Adc.h, 10 | adcGetOcp |
| ADCDRV_1ch_Rlt8 | Adc.h, 7 |
| Adc.h, 10 | adcGetOvp |
| ADCDRV_1ch_Rlt9 | Adc.h, 7 |
| Adc.h, 10 | adcGetVScale |
| ac | Adc.h, 7 |
| MacroNets.h, 29 | adcMacroConfigure |
| acFrequency | Adc.h, 8 |
| channelParameters, 1 | adcSetDac |
| acOrDc | Adc.h, 8 |
| MacroNets.h, 29 | adcSetIScale |
| Adc.h, 5 | Adc.h, 8 |
| ADCDRV_1ch_Rlt1, 9 | adcSetOcp |
| ADCDRV_1ch_Rlt10, 9 | Adc.h, 8 |
| ADCDRV_1ch_Rlt11, 9 | adcSetOvp |
| ADCDRV_1ch_Rlt12, 9 | Adc.h, 9 |
| | |

| adcSetVScale | Cntl.h, 17 |
|----------------------|-----------------------------|
| Adc.h, 9 | CNTL 2P2Z Coef5 |
| Alpha_State_Ptr | Cntl.h, <mark>17</mark> |
| StateMachine.h, 47 | CNTL 2P2Z Fdbk1 |
| | Cntl.h, 17 |
| BST NUM CHNL | CNTL 2P2Z Fdbk2 |
| BstEn.h, 11 | |
| bcDisable | Cntl.h, 17 |
| BstEn.h, 12 | CNTL_2P2Z_Fdbk3 |
| • | Cntl.h, 17 |
| bcEnable | CNTL_2P2Z_Fdbk4 |
| BstEn.h, 13 | Cntl.h, 17 |
| bclnit | CNTL_2P2Z_Fdbk5 |
| BstEn.h, 13 | Cntl.h, 17 |
| BstEn.h, 10 | CNTL 2P2Z Out1 |
| BST_NUM_CHNL, 11 | Cntl.h, 17 |
| bcDisable, 12 | CNTL 2P2Z Out2 |
| bcEnable, 13 | Cntl.h, 17 |
| bcInit, 13 | CNTL 2P2Z Out3 |
| IOE_DEFVAL_ADDR, 11 | |
| IOE GPINTEN ADDR, 11 | Cntl.h, 17 |
| IOE GPIO ADDR, 11 | CNTL_2P2Z_Out4 |
| IOE GPPU ADDR, 12 | Cntl.h, 17 |
| IOE I2C ADDR, 12 | CNTL_2P2Z_Out5 |
| IOE INTCAP ADDR, 12 | Cntl.h, 18 |
| IOE INTCON ADDR, 12 | CNTL_2P2Z_Ref1 |
| IOE INTF ADDR, 12 | Cntl.h, 18 |
| IOE IOCON ADDR, 12 | CNTL_2P2Z_Ref2 |
| IOE_IODIR_ADDR, 12 | Cntl.h, 18 |
| IOE IPOL ADDR, 12 | CNTL_2P2Z_Ref3 |
| IOE NUM CHNL, 12 | Cntl.h, 18 |
| IOE OLAT ADDR, 12 | CNTL_2P2Z_Ref4 |
| IOL_OLAT_ADDIT, 12 | Cntl.h, 18 |
| cA1 | CNTL_2P2Z_Ref5 |
| Cntl.h, 16 | Cntl.h, 18 |
| cA2 | CNTL_3P3Z_Coef1 |
| Cntl.h, 16 | Cntl.h, 18 |
| cA3 | CNTL 3P3Z Coef2 |
| Cntl.h, 16 | Cntl.h, <mark>18</mark> |
| cB0 | CNTL 3P3Z Fdbk1 |
| Cntl.h, 15 | Cntl.h, 18 |
| cB1 | CNTL 3P3Z Fdbk2 |
| Cntl.h, 15 | Cntl.h, 18 |
| cB2 | CNTL 3P3Z Out1 |
| Cntl.h, 16 | Cntl.h, 18 |
| cB3 | CNTL 3P3Z Out2 |
| | Cntl.h, 18 |
| Cntl.h, 16 | CNTL 3P3Z Ref1 |
| cMax | Cntl.h, 19 |
| Cntl.h, 15 | CNTL 3P3Z Ref2 |
| cMin | Cntl.h, 19 |
| Cntl.h, 15 | |
| CHANNEL_OOB | cfType |
| Settings.h, 34 | Cntl.h, 15 |
| CNTL_2P2Z_Coef1 | chEnable |
| Cntl.h, 16 | channelParameters, 1 |
| CNTL_2P2Z_Coef2 | channel |
| Cntl.h, 16 | MacroNets.h, 29 |
| CNTL_2P2Z_Coef3 | channelParameters, 1 |
| Cntl.h, 17 | acFrequency, 1 |
| CNTL_2P2Z_Coef4 | chEnable, 1 |
| | |

| ctlMode, 2 | |
|--|---|
| | cntlGetCoef, 16 |
| iFdbkNet, 2 | cntlSetCoef, 16 |
| iMaxRms, 2 | cntlUpdateCoefs, 16 |
| iMinRms, 2 | coefNum, 15 |
| iScale, 2 | coefs2, 19 |
| ocp, 2 | coefs3, 19 |
| opMode, 2 | SATMAX_MAX, 15 |
| otp, 2 | cntlGetCoef |
| • • | Cntl.h. 16 |
| outNet, 2 | cntlSetCoef |
| ovp, 2 | |
| refNet, 2 | Cntl.h, 16 |
| slewRate, 2 | cntlUpdateCoefs |
| target, 3 | Cntl.h, 16 |
| vFdbkNet, 3 | coefNum |
| vGainLmt, 3 | Cntl.h, 15 |
| vMaxRms, 3 | coefs2 |
| vMinRms, 3 | Cntl.h, 19 |
| vScale, 3 | coefs3 |
| Cntl.h | Cntl.h, 19 |
| cA1, 16 | Common.h, 19 |
| cA2, 16 | ctlMode |
| cA3, 16 | channelParameters, 2 |
| cB0, 15 | ctlType |
| cB1, 15 | MacroNets.h, 28 |
| | , |
| cB2, 16 | DC_STAGE |
| cB3, 16 | MacroNets.h, 28 |
| cMax, 15 | DEBUG |
| cMin, 15 | Settings.h, 34 |
| Cntl.h, 14 | DUAL_CNTL_AC |
| CNTL_2P2Z_Coef1, 16 | Settings.h, 34 |
| CNTL_2P2Z_Coef2, 16 | dc |
| CNTL_2P2Z_Coef3, 17 | |
| 0 <u>=</u> =000.0, | MagraNote h 20 |
| CNTL_2P2Z_Coef4, 17 | MacroNets.h, 29 |
| | |
| CNTL_2P2Z_Coef4, 17 | enableAll |
| CNTL_2P2Z_Coef4, 17 CNTL_2P2Z_Coef5, 17 | |
| CNTL_2P2Z_Coef4, 17 CNTL_2P2Z_Coef5, 17 CNTL_2P2Z_Fdbk1, 17 CNTL_2P2Z_Fdbk2, 17 | enableAll MacroNets.h, 29 |
| CNTL_2P2Z_Coef4, 17 CNTL_2P2Z_Coef5, 17 CNTL_2P2Z_Fdbk1, 17 CNTL_2P2Z_Fdbk2, 17 CNTL_2P2Z_Fdbk3, 17 | enableAll MacroNets.h, 29 FAN_CHNL_OFST |
| CNTL_2P2Z_Coef4, 17 CNTL_2P2Z_Coef5, 17 CNTL_2P2Z_Fdbk1, 17 CNTL_2P2Z_Fdbk2, 17 CNTL_2P2Z_Fdbk3, 17 CNTL_2P2Z_Fdbk4, 17 | enableAll MacroNets.h, 29 FAN_CHNL_OFST FanEn.h, 21 |
| CNTL_2P2Z_Coef4, 17 CNTL_2P2Z_Coef5, 17 CNTL_2P2Z_Fdbk1, 17 CNTL_2P2Z_Fdbk2, 17 CNTL_2P2Z_Fdbk3, 17 CNTL_2P2Z_Fdbk4, 17 CNTL_2P2Z_Fdbk5, 17 | enableAll MacroNets.h, 29 FAN_CHNL_OFST FanEn.h, 21 FAN_NUM_CHNL |
| CNTL_2P2Z_Coef4, 17 CNTL_2P2Z_Coef5, 17 CNTL_2P2Z_Fdbk1, 17 CNTL_2P2Z_Fdbk2, 17 CNTL_2P2Z_Fdbk3, 17 CNTL_2P2Z_Fdbk4, 17 CNTL_2P2Z_Fdbk5, 17 CNTL_2P2Z_Fdbk5, 17 CNTL_2P2Z_Out1, 17 | enableAll MacroNets.h, 29 FAN_CHNL_OFST FanEn.h, 21 FAN_NUM_CHNL FanEn.h, 21 |
| CNTL_2P2Z_Coef4, 17 CNTL_2P2Z_Coef5, 17 CNTL_2P2Z_Fdbk1, 17 CNTL_2P2Z_Fdbk2, 17 CNTL_2P2Z_Fdbk3, 17 CNTL_2P2Z_Fdbk4, 17 CNTL_2P2Z_Fdbk5, 17 CNTL_2P2Z_Out1, 17 CNTL_2P2Z_Out2, 17 | enableAll MacroNets.h, 29 FAN_CHNL_OFST FanEn.h, 21 FAN_NUM_CHNL FanEn.h, 21 FanEn.h, 21 |
| CNTL_2P2Z_Coef4, 17 CNTL_2P2Z_Coef5, 17 CNTL_2P2Z_Fdbk1, 17 CNTL_2P2Z_Fdbk2, 17 CNTL_2P2Z_Fdbk3, 17 CNTL_2P2Z_Fdbk4, 17 CNTL_2P2Z_Fdbk5, 17 CNTL_2P2Z_Out1, 17 CNTL_2P2Z_Out2, 17 CNTL_2P2Z_Out3, 17 | enableAll MacroNets.h, 29 FAN_CHNL_OFST FanEn.h, 21 FAN_NUM_CHNL FanEn.h, 21 FanEn.h, 20 FAN_CHNL_OFST, 21 |
| CNTL_2P2Z_Coef4, 17 CNTL_2P2Z_Coef5, 17 CNTL_2P2Z_Fdbk1, 17 CNTL_2P2Z_Fdbk2, 17 CNTL_2P2Z_Fdbk3, 17 CNTL_2P2Z_Fdbk4, 17 CNTL_2P2Z_Fdbk5, 17 CNTL_2P2Z_Out1, 17 CNTL_2P2Z_Out2, 17 CNTL_2P2Z_Out3, 17 CNTL_2P2Z_Out4, 17 | enableAll MacroNets.h, 29 FAN_CHNL_OFST FanEn.h, 21 FAN_NUM_CHNL FanEn.h, 21 FanEn.h, 20 FAN_CHNL_OFST, 21 FAN_NUM_CHNL, 21 |
| CNTL_2P2Z_Coef4, 17 CNTL_2P2Z_Coef5, 17 CNTL_2P2Z_Fdbk1, 17 CNTL_2P2Z_Fdbk2, 17 CNTL_2P2Z_Fdbk3, 17 CNTL_2P2Z_Fdbk4, 17 CNTL_2P2Z_Fdbk5, 17 CNTL_2P2Z_Out1, 17 CNTL_2P2Z_Out2, 17 CNTL_2P2Z_Out3, 17 CNTL_2P2Z_Out4, 17 CNTL_2P2Z_Out5, 18 | enableAll MacroNets.h, 29 FAN_CHNL_OFST FanEn.h, 21 FAN_NUM_CHNL FanEn.h, 21 FanEn.h, 20 FAN_CHNL_OFST, 21 FAN_NUM_CHNL, 21 fcDisable, 22 |
| CNTL_2P2Z_Coef4, 17 CNTL_2P2Z_Coef5, 17 CNTL_2P2Z_Fdbk1, 17 CNTL_2P2Z_Fdbk2, 17 CNTL_2P2Z_Fdbk3, 17 CNTL_2P2Z_Fdbk4, 17 CNTL_2P2Z_Fdbk5, 17 CNTL_2P2Z_Out1, 17 CNTL_2P2Z_Out2, 17 CNTL_2P2Z_Out3, 17 CNTL_2P2Z_Out4, 17 CNTL_2P2Z_Out5, 18 CNTL_2P2Z_Ref1, 18 | enableAll MacroNets.h, 29 FAN_CHNL_OFST FanEn.h, 21 FAN_NUM_CHNL FanEn.h, 21 FanEn.h, 20 FAN_CHNL_OFST, 21 FAN_NUM_CHNL, 21 fcDisable, 22 fcEnable, 22 |
| CNTL_2P2Z_Coef4, 17 CNTL_2P2Z_Coef5, 17 CNTL_2P2Z_Fdbk1, 17 CNTL_2P2Z_Fdbk2, 17 CNTL_2P2Z_Fdbk3, 17 CNTL_2P2Z_Fdbk4, 17 CNTL_2P2Z_Fdbk5, 17 CNTL_2P2Z_Out1, 17 CNTL_2P2Z_Out2, 17 CNTL_2P2Z_Out3, 17 CNTL_2P2Z_Out4, 17 CNTL_2P2Z_Out5, 18 CNTL_2P2Z_Ref1, 18 CNTL_2P2Z_Ref2, 18 | enableAll MacroNets.h, 29 FAN_CHNL_OFST FanEn.h, 21 FAN_NUM_CHNL FanEn.h, 21 FanEn.h, 20 FAN_CHNL_OFST, 21 FAN_NUM_CHNL, 21 fcDisable, 22 fcEnable, 22 fcInit, 23 |
| CNTL_2P2Z_Coef4, 17 CNTL_2P2Z_Coef5, 17 CNTL_2P2Z_Fdbk1, 17 CNTL_2P2Z_Fdbk2, 17 CNTL_2P2Z_Fdbk3, 17 CNTL_2P2Z_Fdbk4, 17 CNTL_2P2Z_Fdbk5, 17 CNTL_2P2Z_Out1, 17 CNTL_2P2Z_Out2, 17 CNTL_2P2Z_Out3, 17 CNTL_2P2Z_Out4, 17 CNTL_2P2Z_Out5, 18 CNTL_2P2Z_Ref1, 18 CNTL_2P2Z_Ref2, 18 CNTL_2P2Z_Ref3, 18 | enableAll MacroNets.h, 29 FAN_CHNL_OFST FanEn.h, 21 FAN_NUM_CHNL FanEn.h, 21 FanEn.h, 20 FAN_CHNL_OFST, 21 FAN_NUM_CHNL, 21 fcDisable, 22 fcEnable, 22 fcInit, 23 IOE_DEFVAL_ADDR, 21 |
| CNTL_2P2Z_Coef4, 17 CNTL_2P2Z_Coef5, 17 CNTL_2P2Z_Fdbk1, 17 CNTL_2P2Z_Fdbk2, 17 CNTL_2P2Z_Fdbk3, 17 CNTL_2P2Z_Fdbk4, 17 CNTL_2P2Z_Fdbk5, 17 CNTL_2P2Z_Out1, 17 CNTL_2P2Z_Out2, 17 CNTL_2P2Z_Out3, 17 CNTL_2P2Z_Out4, 17 CNTL_2P2Z_Out5, 18 CNTL_2P2Z_Ref1, 18 CNTL_2P2Z_Ref2, 18 CNTL_2P2Z_Ref3, 18 CNTL_2P2Z_Ref4, 18 | enableAll MacroNets.h, 29 FAN_CHNL_OFST FanEn.h, 21 FAN_NUM_CHNL FanEn.h, 21 FanEn.h, 20 FAN_CHNL_OFST, 21 FAN_NUM_CHNL, 21 fcDisable, 22 fcEnable, 22 fcEnable, 22 fcInit, 23 IOE_DEFVAL_ADDR, 21 IOE_GPINTEN_ADDR, 21 |
| CNTL_2P2Z_Coef4, 17 CNTL_2P2Z_Coef5, 17 CNTL_2P2Z_Fdbk1, 17 CNTL_2P2Z_Fdbk2, 17 CNTL_2P2Z_Fdbk3, 17 CNTL_2P2Z_Fdbk4, 17 CNTL_2P2Z_Fdbk5, 17 CNTL_2P2Z_Out1, 17 CNTL_2P2Z_Out2, 17 CNTL_2P2Z_Out3, 17 CNTL_2P2Z_Out4, 17 CNTL_2P2Z_Out5, 18 CNTL_2P2Z_Ref1, 18 CNTL_2P2Z_Ref2, 18 CNTL_2P2Z_Ref3, 18 CNTL_2P2Z_Ref4, 18 CNTL_2P2Z_Ref5, 18 | enableAll MacroNets.h, 29 FAN_CHNL_OFST FanEn.h, 21 FAN_NUM_CHNL FanEn.h, 21 FanEn.h, 20 FAN_CHNL_OFST, 21 FAN_NUM_CHNL, 21 fcDisable, 22 fcEnable, 22 fcInit, 23 IOE_DEFVAL_ADDR, 21 |
| CNTL_2P2Z_Coef4, 17 CNTL_2P2Z_Coef5, 17 CNTL_2P2Z_Fdbk1, 17 CNTL_2P2Z_Fdbk2, 17 CNTL_2P2Z_Fdbk3, 17 CNTL_2P2Z_Fdbk4, 17 CNTL_2P2Z_Fdbk5, 17 CNTL_2P2Z_Out1, 17 CNTL_2P2Z_Out2, 17 CNTL_2P2Z_Out3, 17 CNTL_2P2Z_Out5, 18 CNTL_2P2Z_Out5, 18 CNTL_2P2Z_Ref1, 18 CNTL_2P2Z_Ref2, 18 CNTL_2P2Z_Ref4, 18 CNTL_2P2Z_Ref5, 18 CNTL_2P2Z_Ref5, 18 CNTL_2P2Z_Ref5, 18 CNTL_3P3Z_Coef1, 18 | enableAll MacroNets.h, 29 FAN_CHNL_OFST FanEn.h, 21 FAN_NUM_CHNL FanEn.h, 21 FanEn.h, 20 FAN_CHNL_OFST, 21 FAN_NUM_CHNL, 21 fcDisable, 22 fcEnable, 22 fcEnable, 22 fcInit, 23 IOE_DEFVAL_ADDR, 21 IOE_GPINTEN_ADDR, 21 |
| CNTL_2P2Z_Coef4, 17 CNTL_2P2Z_Coef5, 17 CNTL_2P2Z_Fdbk1, 17 CNTL_2P2Z_Fdbk2, 17 CNTL_2P2Z_Fdbk3, 17 CNTL_2P2Z_Fdbk4, 17 CNTL_2P2Z_Fdbk5, 17 CNTL_2P2Z_Out1, 17 CNTL_2P2Z_Out2, 17 CNTL_2P2Z_Out3, 17 CNTL_2P2Z_Out4, 17 CNTL_2P2Z_Out5, 18 CNTL_2P2Z_Ref1, 18 CNTL_2P2Z_Ref2, 18 CNTL_2P2Z_Ref3, 18 CNTL_2P2Z_Ref4, 18 CNTL_2P2Z_Ref5, 18 | enableAll MacroNets.h, 29 FAN_CHNL_OFST FanEn.h, 21 FAN_NUM_CHNL FanEn.h, 21 FanEn.h, 20 FAN_CHNL_OFST, 21 FAN_NUM_CHNL, 21 fcDisable, 22 fcEnable, 22 fcEnable, 22 fcInit, 23 IOE_DEFVAL_ADDR, 21 IOE_GPIO_ADDR, 21 IOE_GPIO_ADDR, 21 |
| CNTL_2P2Z_Coef4, 17 CNTL_2P2Z_Coef5, 17 CNTL_2P2Z_Fdbk1, 17 CNTL_2P2Z_Fdbk2, 17 CNTL_2P2Z_Fdbk3, 17 CNTL_2P2Z_Fdbk4, 17 CNTL_2P2Z_Fdbk5, 17 CNTL_2P2Z_Out1, 17 CNTL_2P2Z_Out2, 17 CNTL_2P2Z_Out3, 17 CNTL_2P2Z_Out5, 18 CNTL_2P2Z_Out5, 18 CNTL_2P2Z_Ref1, 18 CNTL_2P2Z_Ref2, 18 CNTL_2P2Z_Ref4, 18 CNTL_2P2Z_Ref5, 18 CNTL_2P2Z_Ref5, 18 CNTL_2P2Z_Ref5, 18 CNTL_3P3Z_Coef1, 18 | enableAll MacroNets.h, 29 FAN_CHNL_OFST FanEn.h, 21 FAN_NUM_CHNL FanEn.h, 21 FanEn.h, 20 FAN_CHNL_OFST, 21 FAN_NUM_CHNL, 21 fcDisable, 22 fcEnable, 22 fcEnable, 22 fcInit, 23 IOE_DEFVAL_ADDR, 21 IOE_GPIO_ADDR, 21 IOE_GPPU_ADDR, 21 |
| CNTL_2P2Z_Coef4, 17 CNTL_2P2Z_Coef5, 17 CNTL_2P2Z_Fdbk1, 17 CNTL_2P2Z_Fdbk2, 17 CNTL_2P2Z_Fdbk3, 17 CNTL_2P2Z_Fdbk4, 17 CNTL_2P2Z_Fdbk5, 17 CNTL_2P2Z_Fdbk5, 17 CNTL_2P2Z_Out1, 17 CNTL_2P2Z_Out2, 17 CNTL_2P2Z_Out3, 17 CNTL_2P2Z_Out5, 18 CNTL_2P2Z_Out5, 18 CNTL_2P2Z_Ref1, 18 CNTL_2P2Z_Ref2, 18 CNTL_2P2Z_Ref5, 18 CNTL_2P2Z_Ref5, 18 CNTL_2P2Z_Ref5, 18 CNTL_3P3Z_Coef1, 18 CNTL_3P3Z_Coef1, 18 CNTL_3P3Z_Coef2, 18 | enableAll MacroNets.h, 29 FAN_CHNL_OFST FanEn.h, 21 FAN_NUM_CHNL FanEn.h, 21 FanEn.h, 20 FAN_CHNL_OFST, 21 FAN_NUM_CHNL, 21 fcDisable, 22 fcEnable, 22 fcEnable, 22 fcInit, 23 IOE_DEFVAL_ADDR, 21 IOE_GPINTEN_ADDR, 21 IOE_GPPU_ADDR, 21 IOE_GPPU_ADDR, 21 IOE_I2C_ADDR, 21 |
| CNTL_2P2Z_Coef4, 17 CNTL_2P2Z_Coef5, 17 CNTL_2P2Z_Fdbk1, 17 CNTL_2P2Z_Fdbk2, 17 CNTL_2P2Z_Fdbk3, 17 CNTL_2P2Z_Fdbk4, 17 CNTL_2P2Z_Fdbk5, 17 CNTL_2P2Z_Out1, 17 CNTL_2P2Z_Out2, 17 CNTL_2P2Z_Out3, 17 CNTL_2P2Z_Out5, 18 CNTL_2P2Z_Out5, 18 CNTL_2P2Z_Ref1, 18 CNTL_2P2Z_Ref2, 18 CNTL_2P2Z_Ref3, 18 CNTL_2P2Z_Ref4, 18 CNTL_2P2Z_Ref5, 18 CNTL_2P2Z_Ref5, 18 CNTL_3P3Z_Coef1, 18 CNTL_3P3Z_Coef2, 18 CNTL_3P3Z_Coef2, 18 CNTL_3P3Z_Fdbk1, 18 CNTL_3P3Z_Fdbk2, 18 | enableAll MacroNets.h, 29 FAN_CHNL_OFST FanEn.h, 21 FAN_NUM_CHNL FanEn.h, 21 FanEn.h, 20 FAN_CHNL_OFST, 21 FAN_NUM_CHNL, 21 fcDisable, 22 fcEnable, 22 fcEnable, 22 fcInit, 23 IOE_DEFVAL_ADDR, 21 IOE_GPIO_ADDR, 21 IOE_GPPU_ADDR, 21 IOE_IPC_ADDR, 21 |
| CNTL_2P2Z_Coef4, 17 CNTL_2P2Z_Coef5, 17 CNTL_2P2Z_Fdbk1, 17 CNTL_2P2Z_Fdbk2, 17 CNTL_2P2Z_Fdbk3, 17 CNTL_2P2Z_Fdbk4, 17 CNTL_2P2Z_Fdbk5, 17 CNTL_2P2Z_Out1, 17 CNTL_2P2Z_Out2, 17 CNTL_2P2Z_Out3, 17 CNTL_2P2Z_Out5, 18 CNTL_2P2Z_Out5, 18 CNTL_2P2Z_Ref1, 18 CNTL_2P2Z_Ref2, 18 CNTL_2P2Z_Ref3, 18 CNTL_2P2Z_Ref4, 18 CNTL_2P2Z_Ref5, 18 CNTL_2P2Z_Ref5, 18 CNTL_3P3Z_Coef1, 18 CNTL_3P3Z_Coef2, 18 CNTL_3P3Z_Coef2, 18 CNTL_3P3Z_Fdbk1, 18 CNTL_3P3Z_Fdbk1, 18 CNTL_3P3Z_Fdbk2, 18 CNTL_3P3Z_Out1, 18 | enableAll MacroNets.h, 29 FAN_CHNL_OFST FanEn.h, 21 FAN_NUM_CHNL FanEn.h, 21 FanEn.h, 20 FAN_CHNL_OFST, 21 FAN_NUM_CHNL, 21 fcDisable, 22 fcEnable, 22 fcEnable, 22 fcInit, 23 IOE_DEFVAL_ADDR, 21 IOE_GPIO_ADDR, 21 IOE_GPU_ADDR, 21 IOE_IPC_ADDR, 21 IOE_IPC_ADDR, 21 IOE_INTCAP_ADDR, 21 IOE_INTCAP_ADDR, 21 IOE_INTCON_ADDR, 21 IOE_INTCON_ADDR, 21 IOE_INTF_ADDR, 22 |
| CNTL_2P2Z_Coef4, 17 CNTL_2P2Z_Coef5, 17 CNTL_2P2Z_Fdbk1, 17 CNTL_2P2Z_Fdbk2, 17 CNTL_2P2Z_Fdbk3, 17 CNTL_2P2Z_Fdbk4, 17 CNTL_2P2Z_Fdbk5, 17 CNTL_2P2Z_Out1, 17 CNTL_2P2Z_Out2, 17 CNTL_2P2Z_Out2, 17 CNTL_2P2Z_Out5, 18 CNTL_2P2Z_Out5, 18 CNTL_2P2Z_Ref1, 18 CNTL_2P2Z_Ref2, 18 CNTL_2P2Z_Ref3, 18 CNTL_2P2Z_Ref4, 18 CNTL_2P2Z_Ref5, 18 CNTL_3P3Z_Coef1, 18 CNTL_3P3Z_Coef2, 18 CNTL_3P3Z_Coef2, 18 CNTL_3P3Z_Fdbk1, 18 CNTL_3P3Z_Fdbk2, 18 CNTL_3P3Z_Out1, 18 CNTL_3P3Z_Out1, 18 CNTL_3P3Z_Out1, 18 CNTL_3P3Z_Out2, 18 | enableAll MacroNets.h, 29 FAN_CHNL_OFST FanEn.h, 21 FAN_NUM_CHNL FanEn.h, 20 FAN_CHNL_OFST, 21 FAN_NUM_CHNL, 21 fcDisable, 22 fcEnable, 22 fcEnable, 22 fcInit, 23 IOE_DEFVAL_ADDR, 21 IOE_GPIO_ADDR, 21 IOE_GPU_ADDR, 21 IOE_GPU_ADDR, 21 IOE_I2C_ADDR, 21 IOE_INTCAP_ADDR, 21 IOE_INTCAP_ADDR, 21 IOE_INTCAP_ADDR, 21 IOE_INTF_ADDR, 22 IOE_IOCON_ADDR, 22 |
| CNTL_2P2Z_Coef4, 17 CNTL_2P2Z_Coef5, 17 CNTL_2P2Z_Fdbk1, 17 CNTL_2P2Z_Fdbk2, 17 CNTL_2P2Z_Fdbk3, 17 CNTL_2P2Z_Fdbk4, 17 CNTL_2P2Z_Fdbk5, 17 CNTL_2P2Z_Fdbk5, 17 CNTL_2P2Z_Out1, 17 CNTL_2P2Z_Out2, 17 CNTL_2P2Z_Out3, 17 CNTL_2P2Z_Out5, 18 CNTL_2P2Z_Out5, 18 CNTL_2P2Z_Ref1, 18 CNTL_2P2Z_Ref2, 18 CNTL_2P2Z_Ref5, 18 CNTL_2P2Z_Ref5, 18 CNTL_2P2Z_Ref5, 18 CNTL_3P3Z_Coef1, 18 CNTL_3P3Z_Coef1, 18 CNTL_3P3Z_Coef2, 18 CNTL_3P3Z_Fdbk1, 18 CNTL_3P3Z_Fdbk2, 18 CNTL_3P3Z_Fdbk2, 18 CNTL_3P3Z_Out1, 18 CNTL_3P3Z_Out1, 18 CNTL_3P3Z_Out2, 18 CNTL_3P3Z_Out2, 18 CNTL_3P3Z_Ref1, 19 | enableAll MacroNets.h, 29 FAN_CHNL_OFST FanEn.h, 21 FAN_NUM_CHNL FanEn.h, 21 FanEn.h, 20 FAN_CHNL_OFST, 21 FAN_NUM_CHNL, 21 fcDisable, 22 fcEnable, 22 fcEnable, 22 fcInit, 23 IOE_DEFVAL_ADDR, 21 IOE_GPIO_ADDR, 21 IOE_GPPU_ADDR, 21 IOE_GPPU_ADDR, 21 IOE_I2C_ADDR, 21 IOE_INTCAP_ADDR, 21 IOE_INTCAP_ADDR, 21 IOE_INTCAP_ADDR, 21 IOE_INTF_ADDR, 22 IOE_IOCON_ADDR, 22 IOE_IOCON_ADDR, 22 IOE_IODIR_ADDR, 22 |
| CNTL_2P2Z_Coef4, 17 CNTL_2P2Z_Coef5, 17 CNTL_2P2Z_Fdbk1, 17 CNTL_2P2Z_Fdbk2, 17 CNTL_2P2Z_Fdbk3, 17 CNTL_2P2Z_Fdbk4, 17 CNTL_2P2Z_Fdbk5, 17 CNTL_2P2Z_Out1, 17 CNTL_2P2Z_Out2, 17 CNTL_2P2Z_Out2, 17 CNTL_2P2Z_Out5, 18 CNTL_2P2Z_Out5, 18 CNTL_2P2Z_Ref1, 18 CNTL_2P2Z_Ref2, 18 CNTL_2P2Z_Ref3, 18 CNTL_2P2Z_Ref4, 18 CNTL_2P2Z_Ref5, 18 CNTL_3P3Z_Coef1, 18 CNTL_3P3Z_Coef2, 18 CNTL_3P3Z_Coef2, 18 CNTL_3P3Z_Fdbk1, 18 CNTL_3P3Z_Fdbk2, 18 CNTL_3P3Z_Out1, 18 CNTL_3P3Z_Out1, 18 CNTL_3P3Z_Out1, 18 CNTL_3P3Z_Out2, 18 | enableAll MacroNets.h, 29 FAN_CHNL_OFST FanEn.h, 21 FAN_NUM_CHNL FanEn.h, 20 FAN_CHNL_OFST, 21 FAN_NUM_CHNL, 21 fcDisable, 22 fcEnable, 22 fcEnable, 22 fcInit, 23 IOE_DEFVAL_ADDR, 21 IOE_GPIO_ADDR, 21 IOE_GPU_ADDR, 21 IOE_GPU_ADDR, 21 IOE_I2C_ADDR, 21 IOE_INTCAP_ADDR, 21 IOE_INTCAP_ADDR, 21 IOE_INTCAP_ADDR, 21 IOE_INTF_ADDR, 22 IOE_IOCON_ADDR, 22 |

| fcDisable | msgStatus, 4 |
|--------------------------|----------------------|
| FanEn.h, 22 | numOfBytes, 4 |
| fcEnable | numSlavePtrBytes, 4 |
| FanEn.h, 22 | slaveAddress, 4 |
| fcInit | slavePtrAddrHigh, 4 |
| FanEn.h, 23 | slavePtrAddrLow, 4 |
| | i2cPopMsg |
| I2C_ARDY_ISRC | I2c.h, 26 |
| I2c.h, 24 | i2cRead |
| I2C_BUS_BUSY | I2c.h, 26 |
| Settings.h, 34 | i2cWrite |
| I2C_CLR_AL_BIT | I2c.h, 26 |
| I2c.h, 24 | iCtrl |
| I2C_CLR_ARDY_BIT | |
| I2c.h, 24 | MacroNets.h, 29 |
| I2C_CLR_NACK_BIT | iFdbkNet |
| I2c.h, 24 | channelParameters, 2 |
| I2C_CLR_RRDY_BIT | iMaxRms |
| I2c.h, 25 | channelParameters, 2 |
| I2C_CLR_SCD_BIT | iMinRms |
| I2c.h, 25 | channelParameters, 2 |
| I2C INVALID ISRC | INCR_BUILD |
| Settings.h, 35 | Settings.h, 35 |
| I2C MAX BUFFER SIZE | IOE_DEFVAL_ADDR |
| I2c.h, 25 | BstEn.h, 11 |
| I2C_MAX_PTR_SIZE | FanEn.h, 21 |
| I2c.h, 25 | IOE_GPINTEN_ADDR |
| I2C_MSGSTAT_INACTIVE | BstEn.h, 11 |
| 12c.h, 25 | FanEn.h, 21 |
| I2C_MSGSTAT_RESTART | IOE_GPIO_ADDR |
| | BstEn.h, 11 |
| I2c.h, 25 | FanEn.h, 21 |
| I2C_READ_WRONG_MSG | IOE_GPPU_ADDR |
| Settings.h, 35 | BstEn.h, 12 |
| I2C_SCD_ISRC | FanEn.h, 21 |
| 12c.h, 25 | IOE_I2C_ADDR |
| I2C_STP_NOT_READY | BstEn.h, 12 |
| Settings.h, 35 | FanEn.h, 21 |
| I2C_WRITE_WRONG_MSG | IOE INTCAP ADDR |
| Settings.h, 35 | BstEn.h, 12 |
| I2c.h, 23 | FanEn.h, 21 |
| I2C_ARDY_ISRC, 24 | IOE INTCON ADDR |
| I2C_CLR_AL_BIT, 24 | BstEn.h, 12 |
| I2C_CLR_ARDY_BIT, 24 | FanEn.h, 21 |
| I2C_CLR_NACK_BIT, 24 | IOE INTF ADDR |
| I2C_CLR_RRDY_BIT, 25 | BstEn.h, 12 |
| I2C_CLR_SCD_BIT, 25 | · · |
| I2C_MAX_BUFFER_SIZE, 25 | FanEn.h, 22 |
| I2C_MAX_PTR_SIZE, 25 | IOE_IOCON_ADDR |
| I2C_MSGSTAT_INACTIVE, 25 | BstEn.h, 12 |
| I2C_MSGSTAT_RESTART, 25 | FanEn.h, 22 |
| I2C_SCD_ISRC, 25 | IOE_IODIR_ADDR |
| i2cInit, 26 | BstEn.h, 12 |
| i2cPopMsg, 26 | FanEn.h, 22 |
| i2cRead, 26 | IOE_IPOL_ADDR |
| i2cWrite, 26 | BstEn.h, 12 |
| i2cInit | FanEn.h, 22 |
| I2c.h, 26 | IOE_NUM_CHNL |
| i2cMsg, 3 | BstEn.h, 12 |
| msgBuffer, 4 | IOE_OLAT_ADDR |
| | |

| BstEn.h., 12 FanEn.h., 22 iOrVCtI MacroNets.h., 29 iScale channelParameters, 2 LOAD 0 MacroNets.h., 28 LOAD_1 MacroNets.h., 28 LOAD_2 MacroNets.h., 28 LOAD_3 MacroNets.h., 28 LOAD_3 MacroNets.h., 28 MacroNets.h., 28 MacroNets.h., 28 MacroNets.h., 28 MacroNets.h., 28 MacroNets.h., 28 MacroNets.h., 29 iCtif, 20 iCtif, 29 iCtif, 29 iCtif, 20 iCtif, 29 iCtif, 20 iCti | | |
|--|---------------------|---------------------------------------|
| Icont Icon | BstEn.h, 12 | Settings.h, 35 |
| MacroNets.h, 29 numSlavePtrBytes i2cMsg, 4 | FanEn.h, 22 | numOfBytes |
| Iscale | iOrVCtl | i2cMsg, 4 |
| Iscale | MacroNets.h. 29 | numSlavePtrBytes |
| ChannelParameters, 2 LOAD_0 MacroNets.h, 28 LOAD.1 MacroNets.h, 28 LOAD.2 MacroNets.h, 28 LOAD.3 MacroNets.h, 28 LOAD.3 MacroNets.h, 28 LOAD.4 MacroNets.h, 28 LOAD.5 MacroNets.h, 28 LOAD.6 MacroNets.h, 28 MacroNets.h, 28 Cop dc, 29 dc, 29 dc, 29 iCtrl, 29 vCtrl, 29 vCtrl, 29 channelParameters, 2 outNet channelParameters | | |
| COP_TRIP Settings.h, 35 OTP_TRIP Settings.h, 35 OTP_TRIP Settings.h, 35 OTP_TRIP Settings.h, 35 OTP_TRIP Settings.h, 35 OVP_TRIP Settings.h, 35 | | |
| LOAD_0 | onamon aramotors, z | OCP TRIP |
| MacroNets.h, 28 LOAD_1 MacroNets.h, 28 LOAD_2 MacroNets.h, 28 LOAD_3 MacroNets.h, 28 LOAD_3 MacroNets.h, 28 LOAD_3 MacroNets.h, 28 LOAD_3 MacroNets.h, 28 MacroNets.h, 28 MacroNets.h, 28 MacroNets.h, 28 MacroNets.h, 28 MacroNets.h, 29 MacroNets.h, 29 MacroNets.h, 29 MacroNets.h, 27 AC_LCNTL, 28 AC_STAGE, 28 aCO'Dc, 29 channel, 29 pwm.h, 32 PERIOD pwm.h, 32 PHASE_CTRL_in phaseCtrl.h, 31 pwmDRV_2ch_UpCnt_Duty1A pwm.h, 33 PWMDRV_2ch_UpCnt_Duty1B pwm.h, 33 PWMDRV_2ch_UpCnt_Duty2A pwm.h, 33 PWMDRV_2ch_UpCnt_Duty3A pwm.h, 33 PWMDRV_2ch_UpCnt_Duty3A | LOAD 0 | |
| LOAD_1 | - | - |
| MacroNets.h, 28 LOAD_2 MacroNets.h, 28 COAD_3 MacroNets.h, 28 MacroNets.h ac, 29 dc, 29 dc, 29 iCitl, 29 vCitl, 29 MacroNets.h, 27 AC_I_CNTL, 28 AC_STAGE, 28 enableAll, 29 iOrVCitl, 29 LOAD_0, 28 LOAD_1, 28 LOAD_2, 28 LOAD_1, 28 LOAD_1, 28 LOAD_2, 28 LOAD_1, 28 LOAD_1, 28 LOAD_1, 28 LOAD_1, 28 LOAD_1, 28 LOAD_2, 28 LOAD_1, 28 LOAD_1, 28 LOAD_1, 28 LOAD_2, 28 LOAD_1, 28 RmConnectNets, 29 mnStetupChannels, 29 mnStetupChannels, 29 mnStopAll, 29 opType, 28 stopAll, 30 V_MID_CH, 28 mnConnectNets MacroNets.h, 29 mnStopAll M | • | _ |
| LOAD_2 | - | - |
| MacroNets.h, 28 LOAD_3 | | _ |
| LOAD_3 | - | |
| MacroNets.h, 28 opMode channelParameters, 2 opTtype ac, 29 do, 29 dc, 29 otp jCtrl, 29 channelParameters, 2 outNet MacroNets.h, 27 channelParameters, 2 outNet AC_LCNTL, 28 ovp AC_STAGE, 28 channelParameters, 2 acOrDc, 29 channel, 29 channel, 29 channelParameters, 2 acOrDc, 29 channel, 29 channel, 29 PERIOD pchannel, 29 PWm.h, 32 pchannel, 29 PERIOD pchannel, 29 PWm.h, 32 pchannel, 29 PWm.h, 32 pchannel, 29 PWMDRV_2ch_UpCnt_Duty1A pchannel, 29 PWMDRV_2ch_UpCnt_Duty1A pchannel, 29 PWMDRV_2ch_UpCnt_Duty2A pchannel, 29 PWMDRV_2ch_UpCnt_Duty2A pchannel, 29 PWMDRV_2ch_UpCnt_Duty2B pchannel, 29 PWMDRV_2ch_UpCnt_Duty3A pchype, 28 Pom.h, 33 stopAll, 30 PWMDRV_2ch_UpCnt_Duty3A pchype, 28 Pom.h, 33 pchym.h, 31 PERIOD, 32 | | • |
| MacroNets.h | - | |
| MacroNets.h opType MacroNets.h, 28 ac, 29 otp otp iCtrl, 29 otp channelParameters, 2 vCtrl, 29 outNet channelParameters, 2 MacroNets.h, 27 channelParameters, 2 ovp AC_ICNTL, 28 ovp channelParameters, 2 AC_STAGE, 28 channelParameters, 2 acOrDc, 29 channel, 29 perilon channel, 29 perilon perilon potting, 28 perilon perilon potting, 28 perilon perilon potting, 29 perilon perilon potting, 28 perilon perilon potting, 32 perilon perilon potting, 33 perilon perilon potting, 34 perilon< | MacroNets.h, 28 | • |
| ac, 29 dc, 29 dc, 29 ctrl, 29 vCtrl, 29 vCtrl, 29 vCtrl, 29 vCtrl, 29 dacroNets.h, 27 AC_I_CNTL, 28 aC_DCD, 29 channel, 29 ctlType, 28 enableAll, 29 iOrVCtl, 29 LOAD_0, 28 LOAD_1, 28 LOAD_1, 28 LOAD_3, 28 mnConnectNets, 29 mnStopAll, 29 enstupChannels MacroNets.h, 29 mnStupAll MacroNets.h, 29 mnStupAll MacroNets.h, 29 mnStopAll MacroNets.h, 30 PHASE_CTRL_In, 31 pcUpdate PhaseCtrl.h, 30 PhaseCtrl.h, 3 | | channelParameters, 2 |
| dc, 29 iCtrl, 29 vCtrl, 29 warroll content of the cont | MacroNets.h | орТуре |
| iCtrl, 29 | ac, 29 | MacroNets.h, 28 |
| iCtrl, 29 | dc, 29 | otp |
| MacroNets.h, 27 channelParameters, 2 AC_CNTL, 28 ovp AC_STAGE, 28 channelParameters, 2 acOrDc, 29 channel, 29 channel, 29 PERIOD ctlType, 28 PHASE_CTRL_In phaseCtrl.h, 31 PhaseCtrl.h, 31 piorVctl, 29 PWMDRV_2ch_UpCnt_Duty1A LOAD_0, 28 PWMDRV_2ch_UpCnt_Duty1B LOAD_1, 28 Pwm.h, 33 LOAD_2, 28 Pwm.h, 33 LOAD_3, 28 PWMDRV_2ch_UpCnt_Duty2A mnConnectNets, 29 Pwm.h, 33 mnConnectNets, 29 Pwm.h, 33 mnStopAll, 29 PWMDRV_2ch_UpCnt_Duty2B pofType, 28 Pwm.h, 33 stopAll, 30 PWMDRV_2ch_UpCnt_Duty3A pwm.h, 33 PWMDRV_2ch_UpCnt_Duty3B pvm.h, 33 PWMDRV_2ch_UpCnt_Duty3B pvm.h, 33 PWMDRV_2ch_UpCnt_Duty3B pvm.h, 33 PWMDRV_2ch_UpCnt_Duty1A, 33 pvmStopAll PhaseCtrl.h, 30 MacroNets.h, 29 PHASE_CTRL_In, 31 msStopAll PERIOD, 32 pwmDRV_2ch_UpCnt_Duty1A, 33 <td>iCtrl, 29</td> <td></td> | iCtrl, 29 | |
| MacroNets.h, 27 channelParameters, 2 AC_CNTL, 28 ovp AC_STAGE, 28 channelParameters, 2 acOrDc, 29 channel, 29 channel, 29 PERIOD ctlType, 28 PHASE_CTRL_In phaseCtrl.h, 31 PhaseCtrl.h, 31 piorVctl, 29 PWMDRV_2ch_UpCnt_Duty1A LOAD_0, 28 PWMDRV_2ch_UpCnt_Duty1B LOAD_1, 28 Pwm.h, 33 LOAD_2, 28 Pwm.h, 33 LOAD_3, 28 PWMDRV_2ch_UpCnt_Duty2A mnConnectNets, 29 Pwm.h, 33 mnConnectNets, 29 Pwm.h, 33 mnStopAll, 29 PWMDRV_2ch_UpCnt_Duty2B pofType, 28 Pwm.h, 33 stopAll, 30 PWMDRV_2ch_UpCnt_Duty3A pwm.h, 33 PWMDRV_2ch_UpCnt_Duty3B pvm.h, 33 PWMDRV_2ch_UpCnt_Duty3B pvm.h, 33 PWMDRV_2ch_UpCnt_Duty3B pvm.h, 33 PWMDRV_2ch_UpCnt_Duty1A, 33 pvmStopAll PhaseCtrl.h, 30 MacroNets.h, 29 PHASE_CTRL_In, 31 msStopAll PERIOD, 32 pwmDRV_2ch_UpCnt_Duty1A, 33 <td>vCtrl, 29</td> <td>•</td> | vCtrl, 29 | • |
| AC_LCNTL, 28 AC_STAGE, 28 acOrDc, 29 channel, 29 ctType, 28 DC_STAGE, 28 enableAll, 29 clovCtl, 29 channel, 29 ctType, 28 DC_STAGE, 28 enableAll, 29 iorVctl, 29 LOAD_0, 28 LOAD_1, 28 LOAD_1, 28 LOAD_2, 28 LOAD_3, 28 mnConnectNets, 29 mnRunAll, 29 mnStopAll, 29 opType, 28 stopAll, 30 v_MID_CH, 28 smconnectNets, 29 mnStopAll MacroNets.h, 29 mnSetupChannels MacroNets.h, 29 mnSetupChannels MacroNets.h, 29 mnSetupChannels MacroNets.h, 29 mnSetupChannels MacroNets.h, 29 mnStopAll MacroNets.h, 29 mnStopAll MacroNets.h, 29 msgBuffer i2cMsg, 4 msgStatus i2cMsg, 4 msgStatus i2cMsg, 4 pwmDRV_2ch_UpCnt_Duty3B, 33 pwMDRV_2ch_UpCnt_Duty1B, 33 pwMDRV_2ch_UpCnt_Duty2B, 33 pwMDRV_2ch_UpCnt_Duty2B, 33 pwMDRV_2ch_UpCnt_Duty2B, 33 pwMDRV_2ch_UpCnt_Duty3B, 33 pwMDR | | |
| AC_STAGE, 28 | | |
| acOrDc, 29 channel, 29 ctiType, 28 DC_STAGE, 28 enableAll, 29 iOrVCtl, 29 LOAD_0, 28 LOAD_1, 28 LOAD_1, 28 LOAD_3, 28 mnConnectNets, 29 mnStupChannels, 29 mnStopAll, 30 V_MID_CH, 28 macroNets.h, 29 mnSetupChannels PHASE_CTRL_in, 31 pcUpdate PhaseCtrl.h, 30 PHASE_CTRL_in PhaseCtrl.h, 30 PHASE_CTRL_in PhaseCtrl.h, 30 PHASE_CTRL_in PhaseCtrl.h, 30 PHASE_CTRL_in PhaseCtrl.h, 30 PHASE_CTRL PhaseCtrl.h, 30 PHASE_CTRL Phase | | |
| channel, 29 ctlType, 28 Pwm.h, 32 DC_STAGE, 28 PHASE_CTRL_In enableAll, 29 PhaseCtrl.h, 31 iOrVCtl, 29 PWMDRV_2ch_UpCnt_Duty1A LOAD_0, 28 PWMDRV_2ch_UpCnt_Duty1B LOAD_1, 28 PWMDRV_2ch_UpCnt_Duty1B LOAD_3, 28 PWMDRV_2ch_UpCnt_Duty2A mnConnectNets, 29 PWm.h, 33 mnSetupChannels, 29 PWMDRV_2ch_UpCnt_Duty2B mnSetupChannels, 29 PWMDRV_2ch_UpCnt_Duty3A mnSopAll, 29 PWMDRV_2ch_UpCnt_Duty3A opType, 28 Pwm.h, 33 stopAll, 30 PWMDRV_2ch_UpCnt_Duty3A V_MID_CH, 28 Pwm.h, 33 mnConnectNets pcUpdate MacroNets.h, 29 PhaseCtrl.h, 30 mnRunAll PhaseCtrl.h, 30 MacroNets.h, 29 PWMDRV_2ch_UpCnt_Duty1A, 33 msgbuffer PWMDRV_2ch_UpCnt_Duty1A, 33 i2cMsg, 4 PWMDRV_2ch_UpCnt_Duty2B, 33 pWMDRV_2ch_UpCnt_Duty2B, 33 pWMDRV_2ch_UpCnt_Duty2B, 33 pWMDRV_2ch_UpCnt_Duty2B, 33 pWMDRV_2ch_UpCnt_Duty2B, 33 pWMDRV_2ch_UpCnt_Duty2B, | - | Chamilen diameters, 2 |
| ctlType, 28 Pwm.h, 32 DC_STAGE, 28 PHASE_CTRL_In enableAll, 29 PWDRV_2ch_UpCnt_Duty1A iorVCtl, 29 PWMDRV_2ch_UpCnt_Duty1A LOAD_0, 28 Pwm.h, 33 LOAD_1, 28 PWMDRV_2ch_UpCnt_Duty1B LOAD_2, 28 PWMDRV_2ch_UpCnt_Duty2A LOAD_3, 28 PWMDRV_2ch_UpCnt_Duty2A mnConnectNets, 29 PWMDRV_2ch_UpCnt_Duty2B mnSetupChannels, 29 PWMDRV_2ch_UpCnt_Duty2B mnStopAll, 29 PWMDRV_2ch_UpCnt_Duty3A opType, 28 Pwm.h, 33 stopAll, 30 PWMDRV_2ch_UpCnt_Duty3B V_MID_CH, 28 Pwm.h, 33 macronettNets pcUpdate MacroNets.h, 29 PhaseCtrl.h, 30 mnSetupChannels pcUpdate, 30 MacroNets.h, 29 Pwm.h, 31 msetupChannels pcUpdate, 30 MacroNets.h, 29 Pwm.h, 31 msgStatus PERIOD, 32 MacroNets.h, 29 Pwm.h, 31 msgStatus PWMDRV_2ch_UpCnt_Duty1A, 33 pWMDRV_2ch_UpCnt_Duty1A, 33 PWMDRV_2ch_UpCnt_Duty2B, 33 | | PERIOD |
| DC_STAGE, 28 PHASE_CTRL_In enableAll, 29 PhaseCtrl.h, 31 iorVCtl, 29 PWMDRV_2ch_UpCnt_Duty1A LOAD_0, 28 Pwm.h, 33 LOAD_1, 28 PWMDRV_2ch_UpCnt_Duty1B LOAD_2, 28 Pwm.h, 33 LOAD_3, 28 PWMDRV_2ch_UpCnt_Duty2A mnConnectNets, 29 Pwm.h, 33 mnSetupChannels, 29 Pwm.h, 33 mnStopAll, 29 PWMDRV_2ch_UpCnt_Duty2B opType, 28 Pwm.h, 33 stopAll, 30 PWMDRV_2ch_UpCnt_Duty3A V_MID_CH, 28 Pwm.h, 33 mnConnectNets pcUpdate MacroNets.h, 29 PhaseCtrl.h, 30 mnRunAll PhaseCtrl.h, 30 MacroNets.h, 29 PhaseCtrl.h, 30 mnStupChannels pcUpdate, 30 MacroNets.h, 29 Pwm.h, 31 msBuffer pcUpdate, 30 pwMDRV_2ch_UpCnt_Duty1A, 33 pWMDRV_2ch_UpCnt_Duty1A, 33 pWMDRV_2ch_UpCnt_Duty1A, 33 pWMDRV_2ch_UpCnt_Duty1A, 33 pWMDRV_2ch_UpCnt_Duty1A, 33 pWMDRV_2ch_UpCnt_Duty1A, 33 pWMDRV_2ch | | |
| enableAll, 29 iOrVCtl, 29 LOAD_0, 28 LOAD_1, 28 LOAD_1, 28 LOAD_2, 28 LOAD_3, 28 PWMDRV_2ch_UpCnt_Duty1B Pwm.h, 33 PWMDRV_2ch_UpCnt_Duty2A Pwm.h, 33 PWMDRV_2ch_UpCnt_Duty2A Pwm.h, 33 PWMDRV_2ch_UpCnt_Duty2B Pwm.h, 33 PWMDRV_2ch_UpCnt_Duty2B Pwm.h, 33 PWMDRV_2ch_UpCnt_Duty3A Pwm.h, 33 PWMDRV_2ch_UpCnt_Duty3A Pwm.h, 33 PWMDRV_2ch_UpCnt_Duty3A Pwm.h, 33 PWMDRV_2ch_UpCnt_Duty3B Pwm.h, 31 PhaseCtrl.h, 30 Pha | | |
| IOrVCtt, 29 | | — — — |
| LOAD_0, 28 LOAD_1, 28 LOAD_1, 28 LOAD_2, 28 LOAD_3, 28 RMCOnnectNets, 29 RMCRV_2ch_UpCnt_Duty2A RMCRV_2ch_UpCnt_Duty2A RMCRV_2ch_UpCnt_Duty2A RMCRV_2ch_UpCnt_Duty2A RMCRV_2ch_UpCnt_Duty2B RMCRV_2ch_UpCnt_Duty2B RMCRV_2ch_UpCnt_Duty3A RMCRV_2ch_UpCnt_Duty3A RMCRV_2ch_UpCnt_Duty3A RMCRV_2ch_UpCnt_Duty3B RMCRV_2ch_UpCnt_Duty1A, 33 RMCRV_2ch_UpCnt_Duty1B, 33 RMCRV_2ch_UpCnt_Duty1B, 33 RMCRV_2ch_UpCnt_Duty2B, 33 RMCRV_2ch_UpCnt_Duty2B, 33 RMCRV_2ch_UpCnt_Duty2B, 33 RMCRV_2ch_UpCnt_Duty3B, 33 RMCCHNLS Settings.h, 35 RMMCCTRL_CHNLS Settings.h, 35 RMMCTRL_CHNLS Settings.h, 35 RMMRCTRL_CHNLS Settings.h, 35 | | |
| LOAD_1, 28 LOAD_2, 28 LOAD_3, 28 mnConnectNets, 29 mnRunAll, 29 mnSetupChannels, 29 mnStopAll, 30 mnConnectNets MacroNets.h, 29 mnRunAll MacroNets.h, 29 mnSetupChannels MacroNets.h, 29 mnStopAll MacroNets.h, 29 mpSuffer izcMsg, 4 mpWDRV_2ch_UpCnt_Duty1A, 33 msgBuffer pWMDRV_2ch_UpCnt_Duty1B, 33 pWMDRV_2ch_UpCnt_Duty2B, 33 pWMDRV_2ch_UpCnt_Duty2B, 33 pWMDRV_2ch_UpCnt_Duty3A, 33 pWMDRV_2ch_UpCnt_Duty3A, 33 pWMDRV_2ch_UpCnt_Duty3B, 33 pWMDRV_2ch_U | | |
| LOAD_2, 28 LOAD_3, 28 ROAD_3, 28 RMConnectNets, 29 RMRUNAII, 29 RMSetupChannels, 29 RMDRV_2ch_UpCnt_Duty2B RMStopAll, 29 RMDRV_2ch_UpCnt_Duty3A PWMDRV_2ch_UpCnt_Duty3A PWMDRV_2ch_UpCnt_Duty3A PWMDRV_2ch_UpCnt_Duty3B PWMDRV_2ch_UpCnt_Duty3B PWM.h, 33 PWMDRV_2ch_UpCnt_Duty3B Pwm.h, 31 PhaseCtrl.h, 30 PhaseCtrl.h, 30 PhaseCtrl.h, 30 PhaseCtrl.h, 30 PhaseCtrl.h, 30 PhaseCtrl.h, 31 PERIOD, 32 PWM.h, 31 PERIOD, 32 PWM.h, 31 PERIOD, 32 PWMDRV_2ch_UpCnt_Duty1A, 33 PWMDRV_2ch_UpCnt_Duty1A, 33 PWMDRV_2ch_UpCnt_Duty1B, 33 PWMDRV_2ch_UpCnt_Duty2A, 33 PWMDRV_2ch_UpCnt_Duty2A, 33 PWMDRV_2ch_UpCnt_Duty3A, 33 PWMDRV_2ch_UpCnt_Duty3A, 33 PWMDRV_2ch_UpCnt_Duty3A, 33 PWMDRV_2ch_UpCnt_Duty3A, 33 PWMDRV_2ch_UpCnt_Duty3A, 33 PWMDRV_2ch_UpCnt_Duty3B, 33 PWMDRV_2ch_UpCnt_Duty | LOAD_0, 28 | |
| LOAD_3, 28 mnConnectNets, 29 mnRunAll, 29 mnSetupChannels, 29 mnStopAll, 30 V_MID_CH, 28 mnConnectNets MacroNets.h, 29 mnSetupChannels MacroNets.h, 29 mnStopAll MacroNets.h, 31 PERIOD, 32 PWMDRV_2ch_UpCnt_Duty1A, 33 PWMDRV_2ch_UpCnt_Duty1A, 33 PWMDRV_2ch_UpCnt_Duty2A, 33 PWMDRV_2ch_UpCnt_Duty2A, 33 PWMDRV_2ch_UpCnt_Duty3A, 33 PWMDRV_2ch_UpCnt_Duty3A, 33 PWMDRV_2ch_UpCnt_Duty3A, 33 PWMDRV_2ch_UpCnt_Duty3A, 33 PWMDRV_2ch_UpCnt_Duty3A, 33 PWMDRV_2ch_UpCnt_Duty3A, 33 PWMDRV_2ch_UpCnt_Duty3B, 33 PWMDRV_2ch_U | LOAD_1, 28 | PWMDRV_2ch_UpCnt_Duty1B |
| mnConnectNets, 29 mnRunAll, 29 mnSetupChannels, 29 mnStopAll, 29 mnStopAll, 30 V_MID_CH, 28 mnConnectNets MacroNets.h, 29 mnSetupChannels MacroNets.h, 29 mnStopAll MacroNets.h, 29 mpMDRV_2ch_UpCnt_Duty1A, 33 msgBuffer i2cMsg, 4 PWMDRV_2ch_UpCnt_Duty1A, 33 PWMDRV_2ch_UpCnt_Duty2A, 33 PWMDRV_2ch_UpCnt_Duty2A, 33 PWMDRV_2ch_UpCnt_Duty3A, 33 PWMDRV_2ch_UpCnt_Duty3A, 33 PWMDRV_2ch_UpCnt_Duty3B, 33 NUM_CHNLS Settings.h, 35 NUM_ICTRL_CHNLS Settings.h, 35 pwmMacroConfigure, 32 pwmMacroConfigure, 32 pwmRstTz, 32 | LOAD_2, 28 | |
| mnRunAll, 29 mnSetupChannels, 29 mnStopAll, 29 pym.h, 33 pymMDRV_2ch_UpCnt_Duty3A ppType, 28 stopAll, 30 pymlD_CH, 28 mnConnectNets MacroNets.h, 29 mnRunAll MacroNets.h, 29 mnStopAll MacroNets.h, 29 mnStopAll MacroNets.h, 29 mnStopAll MacroNets.h, 29 mstopAll MacroNets.h, 29 msgBuffer SizeMsg, 4 msgStatus i2cMsg, 4 msgStatus i2cMsg, 4 pwm.h, 35 pwmDet_Dch_Duty1A, 33 pwmDet_Dch_Duty1A, 33 pwmDRV_2ch_UpCnt_Duty1A, 33 pwmDRV_2ch_UpCnt_Duty1A, 33 pwmDRV_2ch_UpCnt_Duty1A, 33 pwmDRV_2ch_UpCnt_Duty1A, 33 pwmDRV_2ch_UpCnt_Duty2A, 33 pwmDRV_2ch_UpCnt_Duty2A, 33 pwmDRV_2ch_UpCnt_Duty3A, 33 pwmDRV_2ch_UpCnt_Duty3A, 33 pwmDRV_2ch_UpCnt_Duty3A, 33 pwmDRV_2ch_UpCnt_Duty3A, 33 pwmDRV_2ch_UpCnt_Duty3B, 33 pwm | LOAD_3, 28 | PWMDRV_2ch_UpCnt_Duty2A |
| mnSetupChannels, 29 mnStopAll, 29 pym.h, 33 pwmDRV_2ch_UpCnt_Duty3A pym.h, 33 pwmDRV_2ch_UpCnt_Duty3B pwm.h, 33 pwmDRV_2ch_UpCnt_Duty3B pwm.h, 33 pwmDRV_2ch_UpCnt_Duty3B pwm.h, 33 pcUpdate phaseCtrl.h, 30 p | mnConnectNets, 29 | Pwm.h, 33 |
| mnSetupChannels, 29 mnStopAll, 29 pype, 28 stopAll, 30 V_MID_CH, 28 mnConnectNets MacroNets.h, 29 mnStetupChannels MacroNets.h, 29 mnStopAll MacroNets.h, 29 mnStopAll MacroNets.h, 29 mspBuffer MacroNets.h, 29 msgBuffer pwm.h, 31 peRioD, 32 pwmDRV_2ch_UpCnt_Duty1A, 33 pwMDRV_2ch_UpCnt_Duty1B, 33 i2cMsg, 4 msgStatus i2cMsg, 4 pwmDRV_2ch_UpCnt_Duty2A, 33 pwMDRV_2ch_UpCnt_Duty2A, 33 pwMDRV_2ch_UpCnt_Duty3B, 33 pwmDPLTrigInit, 32 pwmGetFreq, 32 pwmMacroConfigure, 32 pwmMacroConfigure, 32 pwmMstTz, 32 | mnRunAll, 29 | PWMDRV_2ch_UpCnt_Duty2B |
| mnStopAll, 29 opType, 28 stopAll, 30 V_MID_CH, 28 mnConnectNets MacroNets.h, 29 mnRunAll MacroNets.h, 29 mnStupChannels MacroNets.h, 29 mnStopAll PERIOD, 32 PWMDRV_2ch_UpCnt_Duty1A, 33 msgBuffer PWMDRV_2ch_UpCnt_Duty1B, 33 pWMDRV_2ch_UpCnt_Duty2A, 33 msgStatus PWMDRV_2ch_UpCnt_Duty2B, 33 PWMDRV_2ch_UpCnt_Duty3B, 33 PWMDRV_2ch_UpCnt_Duty3B, 33 pwmDPLTrigInit, 32 pwmGetFreq, 32 pwmMacroConfigure, 32 pwmMacroConfigure, 32 pwmMacroConfigure, 32 pwmRstTz, 32 | | Pwm.h, 33 |
| opType, 28 stopAll, 30 V_MID_CH, 28 mnConnectNets MacroNets.h, 29 mnRunAll MacroNets.h, 29 mnSetupChannels MacroNets.h, 29 mnStopAll MacroNets.h, 29 msgBuffer i2cMsg, 4 msgStatus i2cMsg, 4 msgStatus i2cMsg, 4 msGHNLS Settings.h, 35 NUM_CHNLS Settings.h, 35 Pwm.h, 33 PWMDRV_2ch_UpCnt_Duty3B Pwm.h, 33 PwmRDRV_2ch_UpCnt_Duty1A, 33 PwmDRV_2ch_UpCnt_Duty2B, 33 PwMDRV_2ch_UpCnt_Duty2B, 33 PwMDRV_2ch_UpCnt_Duty3B, 33 PwmMacroConfigure, 32 pwmMacroConfigure, 32 pwmMacroConfigure, 32 pwmRstTz, 32 | · | PWMDRV 2ch UpCnt Duty3A |
| stopAll, 30 V_MID_CH, 28 Pwm.h, 33 mnConnectNets MacroNets.h, 29 mnRunAll MacroNets.h, 29 mnSetupChannels MacroNets.h, 29 mnStopAll MacroNets.h, 29 msgBuffer i2cMsg, 4 msgStatus i2cMsg, 4 msgStatus i2cMsg, 4 pWMDRV_2ch_UpCnt_Duty3B Pwm.h, 31 PERIOD, 32 PWMDRV_2ch_UpCnt_Duty1A, 33 PWMDRV_2ch_UpCnt_Duty1B, 33 PWMDRV_2ch_UpCnt_Duty1B, 33 PWMDRV_2ch_UpCnt_Duty2A, 33 PWMDRV_2ch_UpCnt_Duty2B, 33 PWMDRV_2ch_UpCnt_Duty2B, 33 PWMDRV_2ch_UpCnt_Duty3B, 33 P | • | |
| V_MID_CH, 28 mnConnectNets MacroNets.h, 29 mnRunAll MacroNets.h, 29 mnSetupChannels MacroNets.h, 29 mnStopAll MacroNets.h, 29 msgBuffer i2cMsg, 4 msgStatus i2cMsg, 4 msgStatus i2cMsg, 4 mV_MCHNLS Settings.h, 35 NUM_CHNLS Settings.h, 35 mnConnectNets PhaseCtrl.h, 30 PhaseCtrl.h, 30 PhaseCtrl.h, 30 PhaseCtrl.h, 30 PHASE_CTRL_In, 31 pcUpdate, 30 PWm.h, 31 PERIOD, 32 PWm.h, 31 PERIOD, 32 PWMDRV_2ch_UpCnt_Duty1A, 33 PWMDRV_2ch_UpCnt_Duty1B, 33 PWMDRV_2ch_UpCnt_Duty1B, 33 PWMDRV_2ch_UpCnt_Duty2A, 33 PWMDRV_2ch_UpCnt_Duty2A, 33 PWMDRV_2ch_UpCnt_Duty3A, 33 PWMDRV_2ch_UpCnt_Duty3B, 33 PWMDRV | | · · · · · · · · · · · · · · · · · · · |
| mnConnectNets MacroNets.h, 29 mnRunAll MacroNets.h, 29 mnSetupChannels MacroNets.h, 29 mnStopAll MacroNets.h, 29 msgBuffer i2cMsg, 4 msgStatus i2cMsg, 4 msgStatus i2cMsg, 4 msgStatus i2cMsg, 4 NUM_CHNLS Settings.h, 35 NUM_ICTRL_CHNLS Settings.h, 35 meditor PhaseCtrl.h, 30 PhaseCtrl.h, 30 PhaseCtrl.h, 30 PhaseCtrl.h, 30 PhaseCtrl.h, 30 PHASE_CTRL_In, 31 pcUpdate, 30 Pwm.h, 31 PERIOD, 32 PWMDRV_2ch_UpCnt_Duty1A, 33 PWMDRV_2ch_UpCnt_Duty1A, 33 PWMDRV_2ch_UpCnt_Duty1B, 33 PWMDRV_2ch_UpCnt_Duty2A, 33 PWMDRV_2ch_UpCnt_Duty2B, 33 PWMDRV_2ch_UpCnt_Duty3A, 33 PWMDRV_2ch_UpCnt_Duty3B, 33 PWMD | • | |
| MacroNets.h, 29 mnRunAll MacroNets.h, 29 mnSetupChannels MacroNets.h, 29 mnStopAll MacroNets.h, 29 msgBuffer i2cMsg, 4 msgStatus i2cMsg, 4 msgStatus i2cMsg, 4 NUM_CHNLS Settings.h, 35 NUM_ICTRL_CHNLS Settings.h, 35 mnRunAll PhaseCtrl.h, 30 PHASE_CTRL_In, 31 pcUpdate, 30 Pwm.h, 31 PERIOD, 32 PWMDRV_2ch_UpCnt_Duty1A, 33 PWMDRV_2ch_UpCnt_Duty1A, 33 PWMDRV_2ch_UpCnt_Duty1B, 33 PWMDRV_2ch_UpCnt_Duty2A, 33 PWMDRV_2ch_UpCnt_Duty3A, 33 PWMDRV_2ch_UpCnt_Duty3A, 33 PWMDRV_2ch_UpCnt_Duty3B, 33 PWMDRV_2ch_UpCnt | : | · · · · · · · · · · · · · · · · · · · |
| mnRunAll MacroNets.h, 29 PHASE_CTRL_In, 31 pcUpdate, 30 Pwm.h, 31 pcHodate, 30 Pwm.h, 31 PERIOD, 32 PWMDRV_2ch_UpCnt_Duty1A, 33 PWMDRV_2ch_UpCnt_Duty1B, 33 pwmSgBuffer i2cMsg, 4 PWMDRV_2ch_UpCnt_Duty2A, 33 pwmDRV_2ch_UpCnt_Duty2B, 33 pwMDRV_2ch_UpCnt_Duty2B, 33 PWMDRV_2ch_UpCnt_Duty3A, 33 PWMDRV_2ch_UpCnt_Duty3B, 33 PWMDRV_2ch_UpCnt_Dut | | |
| MacroNets.h, 29 mnSetupChannels MacroNets.h, 29 mnStopAll MacroNets.h, 29 msgBuffer i2cMsg, 4 msgStatus i2cMsg, 4 i2cMsg, | | |
| mnSetupChannels MacroNets.h, 29 mnStopAll MacroNets.h, 29 MacroNets.h, 29 MsgBuffer i2cMsg, 4 msgStatus i2cMsg, 4 PWMDRV_2ch_UpCnt_Duty1A, 33 PWMDRV_2ch_UpCnt_Duty2A, 33 PWMDRV_2ch_UpCnt_Duty2A, 33 PWMDRV_2ch_UpCnt_Duty2B, 33 PWMDRV_2ch_UpCnt_Duty3A, 33 PWMDRV_2ch_UpCnt_Duty3A, 33 PWMDRV_2ch_UpCnt_Duty3A, 33 PWMDRV_2ch_UpCnt_Duty3B, 33 NUM_CHNLS Settings.h, 35 NUM_ICTRL_CHNLS Settings.h, 35 pwmMacroConfigure, 32 pwmRstTz, 32 | | • |
| MacroNets.h, 29 mnStopAll MacroNets.h, 29 msgBuffer i2cMsg, 4 msgStatus i2cMsg, 4 MSGHMSD, 4 MSGHMSD | | |
| mnStopAll MacroNets.h, 29 MacroNets.h, 29 PWMDRV_2ch_UpCnt_Duty1A, 33 msgBuffer PWMDRV_2ch_UpCnt_Duty1B, 33 i2cMsg, 4 PWMDRV_2ch_UpCnt_Duty2A, 33 PWMDRV_2ch_UpCnt_Duty2B, 33 i2cMsg, 4 PWMDRV_2ch_UpCnt_Duty3B, 33 PWMDRV_2ch_UpCnt_Duty3A, 33 PWMDRV_2ch_UpCnt_Duty3B, 33 PWMDRV_2ch_UpCnt_Duty2B, 33 PWMDRV_2ch_UpCnt_Duty3B, 33 PWMDRV_2ch_UpC | • | · |
| MacroNets.h, 29 msgBuffer pWMDRV_2ch_UpCnt_Duty1A, 33 pwmDRV_2ch_UpCnt_Duty1B, 33 pwmDRV_2ch_UpCnt_Duty2A, 33 pwmDRV_2ch_UpCnt_Duty2A, 33 pwmDRV_2ch_UpCnt_Duty2B, 33 pwmDRV_2ch_UpCnt_Duty3A, 33 pwmDRV_2ch_UpCnt_Duty3A, 33 pwmDRV_2ch_UpCnt_Duty3B, 33 pwmDPLTrigInit, 32 pwmDPLTrigInit, 32 pwmGetFreq, 32 NUM_ICTRL_CHNLS pwmMacroConfigure, 32 pwmRstTz, 32 | | |
| msgBuffer PWMDRV_2ch_UpCnt_Duty1B, 33 i2cMsg, 4 PWMDRV_2ch_UpCnt_Duty2A, 33 msgStatus PWMDRV_2ch_UpCnt_Duty2B, 33 i2cMsg, 4 PWMDRV_2ch_UpCnt_Duty3A, 33 PWMDRV_2ch_UpCnt_Duty3A, 33 PWMDRV_2ch_UpCnt_Duty3B, 33 NUM_CHNLS pwmDPLTrigInit, 32 Settings.h, 35 pwmGetFreq, 32 NUM_ICTRL_CHNLS pwmMacroConfigure, 32 Settings.h, 35 pwmRstTz, 32 | mnStopAll | |
| i2cMsg, 4 msgStatus i2cMsg, 4 PWMDRV_2ch_UpCnt_Duty2A, 33 PWMDRV_2ch_UpCnt_Duty2B, 33 PWMDRV_2ch_UpCnt_Duty3A, 33 PWMDRV_2ch_UpCnt_Duty3A, 33 PWMDRV_2ch_UpCnt_Duty3B, 33 PWMDRV_2ch_UpCnt_Duty2A, 33 PWMDRV_2ch_UpCnt_Duty2A, 33 PWMDRV_2ch_UpCnt_Duty2B, 33 PWMDRV_2ch_UpCnt_Duty3B, 33 PWMDRV_2ch_U | MacroNets.h, 29 | |
| msgStatus i2cMsg, 4 PWMDRV_2ch_UpCnt_Duty2B, 33 PWMDRV_2ch_UpCnt_Duty3A, 33 PWMDRV_2ch_UpCnt_Duty3B, 33 PWMDRV_2ch_UpCnt_Duty3B, 33 PWMDRV_2ch_UpCnt_Duty3B, 33 PWMDRV_2ch_UpCnt_Duty3B, 33 PWMDRV_2ch_UpCnt_Duty3B, 33 PWMDRV_2ch_UpCnt_Duty3B, 33 PWMDRV_2ch_UpCnt_Duty3A, 33 PWMDRV_2ch_UpCnt_Duty3B, 33 PWMDRV_2ch | msgBuffer | |
| i2cMsg, 4 PWMDRV_2ch_UpCnt_Duty3A, 33 PWMDRV_2ch_UpCnt_Duty3B, 33 NUM_CHNLS Settings.h, 35 NUM_ICTRL_CHNLS Settings.h, 35 Settings.h, 35 pwmMacroConfigure, 32 pwmRstTz, 32 | i2cMsg, 4 | PWMDRV_2ch_UpCnt_Duty2A, 33 |
| i2cMsg, 4 PWMDRV_2ch_UpCnt_Duty3A, 33 PWMDRV_2ch_UpCnt_Duty3B, 33 NUM_CHNLS Settings.h, 35 NUM_ICTRL_CHNLS Settings.h, 35 Settings.h, 35 pwmMacroConfigure, 32 pwmRstTz, 32 | msgStatus | PWMDRV_2ch_UpCnt_Duty2B, 33 |
| PWMDRV_2ch_UpCnt_Duty3B, 33 NUM_CHNLS pwmDPLTrigInit, 32 Settings.h, 35 pwmGetFreq, 32 NUM_ICTRL_CHNLS pwmMacroConfigure, 32 Settings.h, 35 pwmRstTz, 32 | i2cMsg, 4 | PWMDRV_2ch_UpCnt_Duty3A, 33 |
| NUM_CHNLSpwmDPLTrigInit, 32Settings.h, 35pwmGetFreq, 32NUM_ICTRL_CHNLSpwmMacroConfigure, 32Settings.h, 35pwmRstTz, 32 | . | |
| Settings.h, 35 pwmGetFreq, 32 NUM_ICTRL_CHNLS pwmMacroConfigure, 32 Settings.h, 35 pwmRstTz, 32 | NUM CHNLS | |
| NUM_ICTRL_CHNLS pwmMacroConfigure, 32 Settings.h, 35 pwmRstTz, 32 | - | |
| Settings.h, 35 pwmRstTz, 32 | | • • |
| · | | |
| pwinoeti req, 32 | | • |
| | | p |

| 0 0 " | 01 0 11 45 |
|-------------------------|-------------------------|
| pwmSocConfigure, 32 | SlewControl.h, 45 |
| pwmTzConfigure, 32 | scSetTarget |
| pwmDPLTrigInit | SlewControl.h, 45 |
| Pwm.h, 32 | scSetTargetAll |
| pwmGetFreq | SlewControl.h, 45 |
| Pwm.h, 32 | scSlewUpdate |
| pwmMacroConfigure | SlewControl.h, 46 |
| Pwm.h, 32 | Settings.h, 33 |
| pwmRstTz | CHANNEL_OOB, 34 |
| Pwm.h, 32 pwmSetFreq | DEBUG, 34 |
| Pwm.h, 32 | DUAL_CNTL_AC, 34 |
| pwmSocConfigure | I2C_BUS_BUSY, 34 |
| Pwm.h, 32 | I2C_INVALID_ISRC, 35 |
| pwmTzConfigure | I2C_READ_WRONG_MSG, 35 |
| Pwm.h, 32 | I2C_STP_NOT_READY, 35 |
| 1 WIII.II, 32 | I2C_WRITE_WRONG_MSG, 35 |
| RECP SQRT 2 | INCR_BUILD, 35 |
| Settings.h, 35 | NUM_CHNLS, 35 |
| refNet | NUM_ICTRL_CHNLS, 35 |
| channelParameters, 2 | NUM_VCTRL_CHNLS, 35 |
| onamon aramotoro, E | OCP_TRIP, 35 |
| SATMAX MAX | OTP_TRIP, 35 |
| Cntl.h, 15 | OVP_TRIP, 35 |
| SGENTI_1ch_Sign | RECP_SQRT_2, 35 |
| SineGen.h, 43 | SQRT_2, 36 |
| SGENTI_1ch_VOut | uSec100, 36 |
| SineGen.h, 43 | VAC_R1, 36 |
| SIN CHANNEL | VAC_R2, 36 |
| SineGen.h, 38 | VALUE_OOB, 36 |
| SIN DFLT F | VDDA, 36 |
| SineGen.h, 38 | VMID_R1, 36 |
| SIN_DFLT_F_MAX | VMID_R2, 36 |
| SineGen.h, 38 | VSSA, 36 |
| SIN_DFLT_GAIN | sgGainUpdate |
| SineGen.h, 38 | SineGen.h, 38 |
| SIN DFLT OFST | sgGetFMax |
| SineGen.h, 38 | SineGen.h, 39 |
| SIN_DFLT_PHSE | sgGetFreq |
| SineGen.h, 38 | SineGen.h, 39 |
| SIN_DFLT_RCTFY | sgGetGainTarget |
| SineGen.h, 38 | SineGen.h, 39 |
| SIN F SPL | sgGetOffset |
| SineGen.h, 38 | SineGen.h, 39 |
| SQRT 2 | sgGetRectify |
| Settings.h, 36 | SineGen.h, 39 |
| scGetState | sgGetResolution |
| SlewControl.h, 44 | SineGen.h, 40 |
| scGetStep | sgGetState |
| SlewControl.h, 44 | SineGen.h, 40 |
| scGetTarget | sgGetStepMax |
| SlewControl.h, 44 | SineGen.h, 40 |
| scSetState | sglnit |
| SlewControl.h, 44 | SineGen.h, 41 |
| scSetStateAll | sgSetFMax |
| SlewControl.h, 45 | SineGen.h, 41 |
| scSetStep | sgSetFreq |
| SlewControl.h, 45 | SineGen.h, 41 |
| scSetStepAll | sgSetGainTarget |
| occorotop/ iii | ogostaannarget |

| SineGen.h, 41 | scSetTargetAll, 45 |
|-----------------------|------------------------|
| sgSetInitialPhase | scSlewUpdate, 46 |
| SineGen.h, 41 | slewRate |
| sgSetOffset | channelParameters, 2 |
| SineGen.h, 42 | smInit |
| sgSetRectify | StateMachine.h, 46 |
| SineGen.h, 42 | StateMachine.h, 46 |
| sgSetState | Alpha_State_Ptr, 47 |
| SineGen.h, 42 | smInit, 46 |
| sgSetStepMax | stopAll |
| SineGen.h, 42 | MacroNets.h, 30 |
| sgUpdate | |
| SineGen.h, 42 | TMP_E_T_COLD |
| SineGen.h, 36 | Tmp.h, 49 |
| SGENTI_1ch_Sign, 43 | TMP_SCL_OFST |
| SGENTI_1ch_VOut, 43 | Tmp.h, 49 |
| SIN CHANNEL, 38 | TMP_V0C_OFST |
| SIN DFLT F, 38 | Tmp.h, 49 |
| SIN_DFLT_F_MAX, 38 | target |
| SIN DFLT GAIN, 38 | channelParameters, 3 |
| SIN DFLT OFST, 38 | Timers.h, 47 |
| SIN DFLT PHSE, 38 | timersSetupReal, 47 |
| / | timersSetupReal |
| SIN_DFLT_RCTFY, 38 | Timers.h, 47 |
| SIN_F_SPL, 38 | Tmp.h, 47 |
| sgGainUpdate, 38 | ADC_I2C_ADDR, 48 |
| sgGetFMax, 39 | ADC_NUM_CHNL, 48 |
| sgGetFreq, 39 | ADC_STPS, 49 |
| sgGetGainTarget, 39 | ADC_VREF, 49 |
| sgGetOffset, 39 | TMP_E_T_COLD, 49 |
| sgGetRectify, 39 | TMP_SCL_OFST, 49 |
| sgGetResolution, 40 | TMP_V0C_OFST, 49 |
| sgGetState, 40 | tmpCheckOtp, 49 |
| sgGetStepMax, 40 | tmpGetOtp, 49 |
| sglnit, 41 | tmplnit, 49 |
| sgSetFMax, 41 | tmpRead, 50 |
| sgSetFreq, 41 | tmpSetOtp, 50 |
| sgSetGainTarget, 41 | tmpCheckOtp |
| sgSetInitialPhase, 41 | Tmp.h, 49 |
| sgSetOffset, 42 | tmpGetOtp |
| sgSetRectify, 42 | Tmp.h, 49 |
| sgSetState, 42 | tmpInit |
| sgSetStepMax, 42 | Tmp.h, 49 |
| sgUpdate, 42 | tmpRead |
| slaveAddress | Tmp.h, 50 |
| i2cMsg, 4 | • |
| slavePtrAddrHigh | tmpSetOtp Tmp.h, 50 |
| i2cMsg, 4 | 1111p.11, 50 |
| slavePtrAddrLow | uSec100 |
| i2cMsg, 4 | Settings.h, 36 |
| SlewControl.h, 43 | Gettings.ii, ee |
| scGetState, 44 | vCtrl |
| scGetStep, 44 | MacroNets.h, 29 |
| scGetTarget, 44 | V MID CH |
| scSetState, 44 | MacroNets.h, 28 |
| scSetStateAll, 45 | VAC R1 |
| scSetStep, 45 | Settings.h, 36 |
| scSetStepAll, 45 | VAC_R2 |
| scSetTarget, 45 | Settings.h, 36 |
| Socializer, 70 | oeungan, oo |

VALUE_OOB Settings.h, 36 VDDA Settings.h, 36 vFdbkNet channelParameters, 3 vGainLmt channelParameters, 3 VMID_R1 Settings.h, 36 VMID_R2 Settings.h, 36 vMaxRms channelParameters, 3 $v \\ Min \\ Rms$ channelParameters, 3 **VSSA** Settings.h, 36 vScale channelParameters, 3