F2802x Burn In Unit

Code Reference Manual

Thu Oct 24 2013

Contents

1	Intro	oduction	1
	1.1	General Operation	1
	1.2	Digital Power Control	2
2	Unit	Programming	5
	2.1	Language	5
	2.2	Instrument Selection	6
	2.3	The Command Tree	7
3	Com	nmand Reference	9
	3.1	CALibration Subsystem	9
	3.2	CONTrol Subsystem	10
	3.3	INSTrument Subsystem	10
	3.4	OUTPut Subsystem	11
	3.5	INPut Subsystem	11
	3.6	SOURce Subsystem	11
	3.7	MEASure Subsystem	14
	3.8	STATus Subsystem	15
	3.9	SYSTem	15
4	Data	Structure Documentation	17
	4.1	acStageNets Struct Reference	17
	4.2	acStageSettings Struct Reference	18
	4.3	extDeviceSettings Struct Reference	19
	4.4	i2cMsg Struct Reference	20
	4.5	loadStageNets Struct Reference	21
	4.6	loadStageSettings Struct Reference	22
	4.7	xfmrStageNets Struct Reference	23
	4.8	xfmrStageSettings Struct Reference	24
5	File	Documentation	27
	5.1	Adc.h File Reference	27
	5.2	Cntl.h File Reference	30

iv CONTENTS

	Otp.h File Reference	
5.11	Ovp.h File Reference	66
5.12	Pwm.h File Reference	. 71
5.13	Sci.h File Reference	. 72
5.14	SCPI_specificCmds.h File Reference	. 74
5.15	Settings.h File Reference	. 75
5.16	SineGen.h File Reference	. 79
5.17	SlewControl.h File Reference	. 82
5.18	Spi.h File Reference	. 85
5.19	StateMachine.h File Reference	. 89
5.20	Timers.h File Reference	. 90
5.21	Tmp.h File Reference	. 91

Chapter 1

Introduction

This document forms the reference manual for the Burn In Unit based on the Texas Instruments F2802x.

This system has been implemented using several Texas Instruments libraries; digital power v3.1, SGen V1.01, IQ-Math v1.5c and SQMath. Please refer to the TI documentation pertaining to those libraries and to the C28x device to understand their operation.

This system also uses the System for Standard Commands for Programmable Instruments for C28x, again, refer to the documentation pertaining to that system to understand its use.

1.1 General Operation

This system operates using the concept of a state machine with multiplexed threading. This allows important tasks, such as signal generation and the monitoring of critical parameters to take precedence while still allowing other less critical tasks to run with acceptable frequency. This is allowed by creating several threads DPL, A, B and C and iterating them at different interval periods, such that every time the thread is iterated the next single task in that thread is run.

1.1.1 Fast (DPL) Thread

The DPL thread is the fastest thread, is coded in assembly and consists of only two tasks. It is the only thread that uses an interrupt to iterate. Thus the tasks are formed by an interrupt service routine (ISR). This allows the DPL thread to interrupt the ongoing action of any of the other threads. This means that as long as the length of time each of the tasks take to execute is less than the interval time, then the threads operation will be deterministic. It is within this thread's two tasks that the critical and time-sensitive actions of the program are carried out. The thread ISR is triggered by a start of conversion (SOC) signal from the master enhanced pulse width modulation (ePWM) peripheral. This occurs at a frequency of 33 kHz. As there are two tasks on the thread, the frequency of each task is 16.5 kHz resulting in a period of 60us.

1.1.2 Sequential Iteration Threads

The remaining threads (A, B, C) iterate by checking the rollover state of different CPU timers. Their operation and iteration is sequential and so less deterministic. The outline of the handling sequential iteration threads by the state machine is illustrated by the following flow diagram, where N and n rollover to A and 0, respectively whenever they reach their maximum value.

2 Introduction




Figure 1.1: Sequential iteration thread state machine

The frequency of tasks can be determined from the period of the interval timers using the following equation, where n is the number of tasks in the thread and T_{in} is the interval timer period.

$$f_{ta} = \frac{1}{T_{in} \times n}$$

With interval periods such that $T_A < T_B < T_A$ this results in the flow of execution illustrated by the following figure.




Figure 1.2: Sequence of thread tasks

1.2 Digital Power Control

The control of the power, voltage and current is managed using control loop logic, normally one loop for each stage (Transformer, AC, each of the four loads). These control loops are formed from a set of macros and helper functions.

Each of these macros acts as a block of functionality, much like a black-box electronic component, allowing their terminals to be wired together in the required order with nets. Once initialised and configured, or connected, correctly the macro blocks are executed, sequentially, by calling the appropriate code from an assembly ISR. In this case, this is what forms the DPL ISR tasks. Each block performs a precisely defined computation and delivers the

result to the appropriate net-list variables. Each control loop's net vairables and operation parameter variables are grouped together and stored in a structure (channelParameters), with one such structure for each control loop.

The basic use of macros that are available within the program can be broken down into three parts:

- 1. Initialisation: the macro blocks are initialised from the program by using a C callable function, DPL_Init(), which is contained within the assembly file DPL ISR.asm.
- 2. Configuration: C pointers of the macro block terminals are assigned to net nodes to form the desired control structure, i.e., the control loop.
- 3. Execution: Macro block code is executed in the assembly ISR, DPL ISR().

1.2.1 Boost Load Control

The following figure shows a diagram that illustrates the macro and net view of the control loop for one of the load boost converter stages. The loop depicted is current controlled. It uses a macro to retrieve a reading from an ADC peripheral to obtain a value that indicates the level of the current at the low side of the load input, CHANn I_{SNS}. This value is used as the feedback into a 2-pole 2-zero filter macro where it is compared to the user-set reference value and the output value is varied up or down, using the filter coefficients, as needed to move it towards matching the reference. This output value is then used by another macro to set the duty of the ePWM peripheral that controls the switching of the converter, CHANn PWM.

Another macro retrieves a value from a second ADC that represents the voltage level across the load input, CHANn V_{SNS} . A task in one of the sequential iteration threads compares this value to the user-set allowable voltage limit, the OVP limit. If the value is above this limit the control loop output is disabled and an over-current protection alert is raised.




Figure 1.3: Macro view of control loop for single boost load

1.2.2 Inter-Boost Control

The following figure shows a diagram that illustrates the macro and net view of the control loop for the inter-boost, or "middle", boost converter stage. The loop depicted is voltage controlled. It uses a macro to retrieve a reading from an ADC peripheral to obtain a value that indicates the level of the voltage across the stage output, DC HV V_{SNS} . This value is used as the feedback into a 3-pole 3-zero filter macro where it is compared to the user-set reference value and the output value is varied up or down, using the filter coefficients, as needed to move towards matching the reference. This output value is then used by another macro to set the duty of the ePWM peripheral that controls the switching of the converter, INTBST PWM.

Another macro retrieves a value from a second ADC that represents the current level at the low side of the input, DC MID I_{SNS} . An on-board analogue comparator compares this value against the user-set allowable current limit,

4 Introduction

the OCP limit. If the value is above this limit the comparator output sets the related trip-zone, quickly disabling the control loop output in software and hardware, HV EN.




Figure 1.4: Macro view of control loop for inter-boost

1.2.3 AC Bridge Control

The following figure shows a diagram that illustrates the macro and a net view of the control loop for the AC bridge converter stage. The loop depicted is both voltage and current controlled. It uses a macro to retrieve a reading from an ADC peripheral to obtain a value that indicates the voltage level across the stage output, AC V_{SNS} . This value is used as the feedback into a 3-pole 3-zero filter macro where it is compared to the generated sine wave reference and the output value is varied up or down, using the filter coefficients, as needed to move towards matching the reference.

Another macro retrieves a value from a second ADC that represents the current level at the low side of the stage input, AC I_{SNS} . This value is used as the feedback into a 2-pole 2-zero filter macro where it is compared to the output of the 3-pole 3-zero filter macro and the output is varied up or down, using the filter coefficients, as needed to move towards matching the reference.

An on board analogue comparator also compares this AC I_{SNS} value against the user-set allowable current limit, the OCP limit. If the value is above the limit, the comparator output sets the related trip zone, quickly disabling the control loop output and all other stages output, STOP ALL.




Figure 1.5: Macro view of control loop for AC bridge

Chapter 2

Unit Programming

2.1 Language

For remote programmming operations the burn in unit uses commands that follow the SCPI syntax as outlined in the System for Standard Commands for Programmable Instruments for C28x Code Reference Manual, where in the standard programming commands that are included by this system are also outlined. Please refer to that document and, where necessray, any further referenced documents, for inforrmation on the syntax of the programming commands.

This unit programming chapter will focus on the function of the commands specific to the burn in unit

2.1.1 Format

The burn in unit uses a standard raw TCP/IP Ethernet connection to communicate with a controlling system. Once the user's control system has established a valid raw TCP/IP connection with the burn in unit commands should be sent and received as ASCII character byte string data, with the most significant byte first.

Thus the data sent that would correspond to the <COMMON QUERY PROGRAM HEADER> *IDN?; in transmission order would be (including the '^NL' <PROGRAM MESSAGE TERMINATOR>)


0x2A 0x49 0x44 0x4E 0x3F 0x3B 0x0A

2.1.2 Program Message Unit Creation

The user may create a <PROGRAM MESSAGE UNIT > by traversing the command tree from the root towards the desired function and concatenating the cpuer the command tree from the root towards the desired function and concatenating the cpuer the command tree from the root towards the desired function and concatenating the cpuer the command tree from the root towards the desired function and concatenating the cpuer the command tree from the root towards the desired function and concatenating the cpuer the command tree from the root towards the desired function and concatenating the cpuer the command tree from the root towards the desired function and concatenating the cpuer the command tree from the root towards the desired function and concatenating the cpuer the command tree from the root towards the root towar

For example, using the hypothetical command tree shown in the following figure, the <PROGRAM MESSAGE UNIT > required to run the function 'EEE' would be:

6 Unit Programming



2.1.3 Queries and Responses

Each <PROGRAM MESSAGE > may contain only one <QUERY PROGRAM HEADER > which, if used, should be the last header in the message. If a <QUERY PROGRAM HEADER > is used the next operation should be to read the response generated by the query, before any further <PROGRAM MESSAGE > elements are sent to the unit.

2.2 Instrument Selection

Each burn in unit is split into several logical instruments that corresponds to the functional sections of the burn in unit. The instrument selection is controlled using the INSTrument sub-system These instruments are numbered according to the unit channel numbering shown in the following list. These numbers can be obtained by using the CATalog? query from the INSTrument subsystem:

INSTrument:CATalog?;.

- 0. Load 0
- 1. Load 1
- 2. Load 2
- 3. Load 3
- 4. AC Current Control
- 5. DC Stage

2.3 The Command Tree 7

6. AC Stage

This means that before setting any of the instruments' settings, the relevant instrument number must first be selected. This is done using the NSELect command from the INSTrument subsystem. The default instrument selection is 0. Once selected the value is "sticky", and does not need to be set again until the user settings wishes to send commands for a different instrument. Thus, for example, the <PROGRAM MESSAGE > required to set the voltage level DC stage to 10 volts with a range set to 1V/V would be as follows:


```
INSTrument:NSELect 5;:SOURce:VOLTage:LEVel 10;:SOURce:VOLTage:RA-
NGe 1;
```

2.3 The Command Tree

The command tree provides the structure of the subsystems and their commands. As shown however the diagram does not illustrate that some of the commands have no meaning to some instruments. For example, attempting to set the voltage coefficients of a current controlled instrument will result in an error.

Again, the commands shown here are in addition to those that are implemented as standard by the System for Standard Commands for Programmable Instruments for C28x.

The diagram is followed by a listing of each command. The next section, Command Reference explains the operation and details of each command.



CALibration ALL

CONTrol

IDLE

8 Unit Programming

```
INITiate
INSTrument
  CATalog?
  NSELect
  STATe
OUTPut
  STATe
INPut
   STATe
SOURce
   VOLTage
      LEVel
       LIMit?
       PROTect
       RANGe
       SLEW
       COEFficient
   CURRent
       LEVel
       LIMit?
       PROTect
       RANGe
       SLEW
       COEFficient
   FREQuency
       FIXed
       GAIN
       OFFSet
   TEMPerature
       PROTect
MEASure
   VOLTage?
   CURRent?
   TEMPerature?
STATus
  {\tt OPERation}
   PRESet
   QUEStionable
SYSTem
   COMMs
       SCINterface
           SBITs
           PARity
           DBITs
           BAUD
           ECHO
```

Chapter 3

Command Reference

This section outlines the operation of each command and node on the command tree. All commands, unless otherwise specified, also have an equivalent query form that returns the value that the command is currently set to. For example, querying SOURce:VOLTage:PROTect? will return the current voltage protection level setting.

Some commands have a query form *only*, that is they have no none-query form. these commands are identified by the presence of the query terminator character, '?'.

Some of the commands are optional, or default. Such optionality is represented by the presence of square brackets enclosing the command, '[' and ']'. Where commands are optional, it is possible to use the parent node alone instead of needing to append the optional child command. For example, as the :NSELect command from the INSTrument subsystem is marked as optional, the command to select an instrument can be either:

```
INSTrument:NSELect <numeric_value>;
or
INSTrument <numeric_value>;
```

3.1 CALibration Subsystem

This subsystem has the function of performing system calibration. Currently the subsystem has only one function, the default command ALL and it's complementing query.

3.1.1 [:ALL]

CALibration: ALL

The CALibration:ALL command performs the same function as the CALibration:ALL? command except there is no response. Calibration errors are reported through the status-reporting mechanism. While this command is executing the CALibrating bit of the Operation Status Condition register will be set.

3.1.2 [:ALL]?

Calibration: ALL?

The ALL? query performs a full calibration of the instrument and responds with a <numeric_value > indicating the success of the calibration. A zero will be returned if calibration is completed successfully; otherwise a nonzero value which represents the appropriate error number shall be returned. An instrument will still report calibration errors through the status-reporting mechanism, even though an error is reported by the value of the query response.

10 Command Reference

3.2 CONTrol Subsystem

The CONTrol subsystem is used to turn on and off or control the state of the entire device.

3.2.1 :IDLE

CONTrol: IDLE

This node contains commands that control the IDLE state of the device.

3.2.1.1 :INITiate

CONTrol: IDLE: INITiate

Returns the device to the idle state. This command is an event and has no associated *RST condition or query command.

3.3 INSTrument Subsystem

This device uses multiple logical instruments (as described in Instrument Selection), this subsystem provides the mechanism to identify and select logical instruments by number.

3.3.1 :CATalog?

INSTrument:CATalog?

The CATalog query returns a comma-separated list of the numbers of all logical instruments.

3.3.2 :NSELect < numeric_value >

INSTrument:NSELect

This command selects an instrument according to the numeric value parameter. When a logical instrument is selected, all other logical instruments or groups are unavailable for programming until selected. When queried it shall return the selected logical instrument number.

Note that the numbering used for logical instruments directly corresponds to the numbers used in status reporting for the multiple instruments; specifically the STATus:QUEStionable:INSTrument and STATus:OPERation:INSTrument commands.

At *RST, instrument 0 is selected.

3.3.3 :STATe <Boolean >

INSTrument:STATe

Turns the selected logical instrument ON or OFF. A logical instrument does not have to be turned OFF before another logical instrument is selected. That is, several logical instruments may be active, while only one may be selected. When an instrument is active, measurements occur and signals are generated. When inactive, measurements do not occur and signals are not generated. When a logical instrument is selected, yet is inactive, all commands shall be processed so that the logical instrument shall reflect the state changes requested when the logical instrument is turned on.

At *RST, this value is OFF.

3.4 OUTPut Subsystem 11

3.4 OUTPut Subsystem

The OUTPut subsystem controls the characteristics of the selected instrument's output port.

3.4.1 [:STATe] < Boolean >

OUTPut:STATe

Selects the state of the output. When STATe is ON the signal generated by the source is emitted from the output port of the selected instrument.

3.5 INPut Subsystem

The INPut subsystem controls the characteristics of the selected instrument's input port.

3.5.1 :STATe <Boolean >

INPut:STATe

Selects the state of the input. When STATe is ON the signal generated by the source is emitted from the output port of the selected instrument.

3.6 SOURce Subsystem

The SOURce setup commands are divided into several sections. Each section or subsystem deals with controls that directly affect device-specific settings of the selected instrument.

3.6.1 :VOLTage

This subsection controls the signal voltage characteristics of the source.

3.6.1.1 [:LEVel] < numeric_value >

SOURce: VOLTage: LEVel

This command sets the target voltage level of a voltage controlled instrument. The numeric value parameter is the level to be set in volts, between 0 and the voltage limit returned in response the LIMit? query.

3.6.1.2 :LIMit?

SOURce: VOLTage: LEVel

This command has a query form only. This is because the voltage limit value is fixed. The query response is a single numeric value in volts representing this fixed limit.

3.6.1.3 :PROTect < numeric_value >

SOURce: VOLTage: PROTect

This command sets the voltage protection level. This is the level at which the over-voltage protection is triggered if the voltage rises above it The numeric value parameter is the level to be set in volts, between 0 and the voltage limit returned in response to the LIMit? query.

12 Command Reference

3.6.1.4 :RANGe < numeric_value >

SOURce: VOLTage: RANGe

This command sets the voltage range. The numeric value parameter is the voltage scaling value in volts-per-volt from 0 to 1.

3.6.1.5 :SLEW < numeric_value >

SOURce: VOLTage: SLEW

This command sets the voltage slew for a voltage controlled instrument. The numeric value parameter is the voltage slew rate value in volts-per-microseconds from 0 to 1.

3.6.1.6 :COEFficient < numeric_value >, < numeric value >

SOURce: VOLTage: COEfficient

This command is used to specify the voltage control coefficients, of a voltage controlled instrument. The first numeric value parameter specifies the coefficient to be changed, according to the following list, while the second numeric value parameter specifies the level the selected coefficient is to be changed to.

- 0. Saturation Minimum
- 1. Saturation Maximum
- 2. B0
- 3. B1
- 4. A1
- 5. B2
- 6. A2
- 7. B3
- 8. A3

When queried, the response is a list of comma separated numeric values in the following order:

Saturation-Minimum-value, Saturation-Maximum-value, B0-value, B1-value, A1-value, B2-value, A2-value, B3-value, A3-value

3.6.2 :CURRent

SOURce: CURRent

This subsection controls the signal current characteristics of the source.

3.6.2.1 [:LEVel] < numeric_value >

SOURce: CURRent: LEVel

This command sets the target current level of a current controlled instrument. The numeric value parameter is the level to be set in amps, between 0 and the current limit returned in response the LIMit? query.

3.6.2.2 :LIMit?

SOURce: CURRent: LEVel

This command has a query form only. This is because the current limit value is fixed. The query response is a single numeric value in amps representing this fixed limit.

3.6.2.3 :PROTect < numeric_value >

SOURce: VOLTage: PROTect

This command sets the current protection level. This is the level at which the over-current protection is triggered if the current rises above it The numeric value parameter is the level to be set in amps, between 0 and the current limit returned in response to the LIMit? query.

3.6.2.4 :RANGe < numeric_value >

SOURce: CURRent: RANGe

This command sets the current range. The numeric value parameter is the current scaling value in amps-per-volt from 0 to 1. <----!!!----

3.6.2.5 :SLEW < numeric_value >

SOURce: CURRent: SLEW

This command sets the current slew for a current controlled instrument. The numeric value parameter is the current slew rate value in amps-per-microseconds from 0 to 1.

3.6.2.6 :COEFficient <numeric_value >, <numeric_value >

SOURce: CURRent: COEfficient

This command is used to specify the current control coefficients, of a current controlled instrument. The first numeric value parameter specifies the coefficient to be changed, according to the following list, while the second numeric value parameter specifies the level the selected coefficient is to be changed to.

- 0. Saturation Minimum
- 1. Saturation Maximum
- 2. B0
- 3. B1
- 4. A1
- 5. B2
- 6. A2

When queried, the response is a list of comma separated numeric values in the following order:

Saturation-Minimum-value, Saturation-Maximum-value, B0-value, B1-value, A1-value, B2-value, A2-value

14 Command Reference

3.6.3 :FREQuency

SOURce: FREQuency

The FREQuency subsystem controls the frequency characteristics of an instrument source that produces a periodic signal - such as the sine wave produced by the AC stage.

3.6.3.1 [:FIXed] < numeric_value >

SOURce: FREQuency: FIXed

This command is used to set the source frequency. The numeric value parameter should be the required frequency in hertz, from 0 to 1000.

3.6.3.2 :GAIN < numeric_value >

SOURce: FREQuency: GAIN

This command is used to set the frequency gain. The numeric value parameter should vary from 0 to 1

3.6.3.3 :OFFSet < numeric_value >

SOURce: FREQuency: OFFSet

This command sets the frequency offset. The numeric value parameter should vary between -0.5 and +0.5

3.6.4 :TEMPerature

SOURce: TEMPerature

The temperature subsystem controls the temperature of the selected logical instrument. Note that not all instruments have temperature control functionality.

3.6.4.1 [:PROTect] < numeric_value >

SOURce: TEMPerature: PROTect

This command sets the temperature protection level. This is the level at which the over-temperature protection is triggered if the temperature rises above it The numeric value parameter is the level to be set in degrees Celsius, between 0 and 150 $^{\rm O}$ C.

3.7 MEASure Subsystem

The MEASure susbsytem allows the user to take measurements of certain aspects of the selected instruments operation.

3.7.1 :VOLTage?

 ${\tt MEASure: VOLTage?} \ \ \textbf{This query responds with a numeric value of the current voltage reading from the selected instrument in volts.}$

3.8 STATus Subsystem 15

3.7.2 :CURRent?

 ${\tt MEASure:CURRent?} \ \, \textbf{This query responds with a numeric value of the current electrical current reading from the selected instrument in amps.}$

3.7.3 :TEMPerature?

MEASure: TEMPerature? This query responds with a numeric value of the current temperature reading from the selected instrument in degrees Celsius.

3.8 STATus Subsystem

- 3.8.1 :OPERation
- 3.8.2 :PRESet
- 3.8.3 :QUEStionable

3.9 SYSTem

The SYSTem subsystem collects the functions that are not related to instrument performance.

3.9.1 :COMMs

SYSTem:COMMs

This subsystem controls some aspects of the serial communications (SCI) interface.

```
3.9.1.1 :SBITs < numeric_value >
```

SYSTem:COMMs:SBITs

This command sets the number of stop bits used in the SCI frame. The numeric value parameter sets the number of stop bits and may be either 1 or 2. The default value is 1.

3.9.1.2 :PARity < numeric_value >

SYSTem: COMMs: PARity

This command sets what parity is used in the SCI frames. The defualt selection is for no parity. The numeric value parameter sets the parity in use and corresponds to parity settings as described by the following list:

- 0. No parity
- 1. Odd parity
- 2. Even parity

3.9.1.3 :DBITs < numeric_value >

SYSTem:COMMs:DBITs

This command sets how many data bits are in the SCI frame. The numeric value perameter sets the number of data bits and may vary from 1 to 8.

16 Command Reference

3.9.1.4 :BAUD < numeric_value >

SYSTem:COMMs:BAUD

This command sets the baud rate used by the SCI interface. The numeric value parameter sets the baud rate. The allowed parameters are any of the standard baud rates which are listed in the table below. Acceptance of a baud rate does not indicate that the device is capable of use such a baud rate. The default baud rate is 9600.

Accepted Baud Rates	Accepted Baud Rates	Accepted Baud Rates
110	9600	57600
300	14400	115200
600	19200	230400
1200	28800	460800
2400	38400	921600
4800	56000	

3.9.1.5 :ECHO <Boolean >

SYSTem: COMMs: ECHO

This command enables or disables the echo functionality of the SCI interface. If the boolean parameter is ON the interface echos any data it receives without passing that data on to any other part of the device. The default setting is OFF.

16

Chapter 4

Data Structure Documentation

4.1 acStageNets Struct Reference

```
#include <MacroNets.h>
```

Data Fields

- · volatile int32 vRefNet
- volatile int32 vFdbkNet
- · volatile int32 iFdbkNet
- · volatile int32 iRefNet
- volatile int32 iFiltOutNet

4.1.1 Detailed Description

A structure that contains the nets used in the AC stage.

4.1.2 Field Documentation

4.1.2.1 volatile int32 acStageNets::iFdbkNet

Current feedback net (IQ24).

4.1.2.2 volatile int32 acStageNets::iFiltOutNet

Current IIR filter control law output net (IQ24).

4.1.2.3 volatile int32 acStageNets::iRefNet

IIR filter control law current reference net (IQ24).

4.1.2.4 volatile int32 acStageNets::vFdbkNet

Voltage feedback net (IQ24).

4.1.2.5 volatile int32 acStageNets::vRefNet

IIR filter control law voltage reference net (IQ24).

The documentation for this struct was generated from the following file:

· MacroNets.h

4.2 acStageSettings Struct Reference

```
#include <MacroNets.h>
```

Data Fields

- int32 gainRate
- int32 gainTarget
- int32 ocpLevel
- int32 ovpLevel
- int32 otpLevel
- int16 iMaxRms
- int16 vMaxRms
- int16 iScale
- int16 vScale
- int16 vGainLmt
- slaveMode mode
- Uint16 acFrequency
- Uint16 enable

4.2.1 Detailed Description

A structure that contains the settings that pertain to the AC stage.

4.2.2 Field Documentation

4.2.2.1 Uint16 acStageSettings::acFrequency

Sine signal generator frequency setting (Hz).

4.2.2.2 Uint16 acStageSettings::enable

Channel enable status {FALSE, TRUE}.

4.2.2.3 int32 acStageSettings::gainRate

Reference sine gain rate (IQ24).

4.2.2.4 int32 acStageSettings::gainTarget

Reference sine gain target (IQ24).

4.2.2.5 int16 acStageSettings::iMaxRms

Maximum RMS current setting limit (SQ10).

4.2.2.6 int16 acStageSettings::iScale

Current scaling setting in volts-per-amp for scaling between a voltage level measured by an ADC to a real current value (SQ14).

4.2.2.7 slaveMode acStageSettings::mode

Master or slave mode select.

4.2.2.8 int32 acStageSettings::ocpLevel

Normalised OCP limit (IQ24).

4.2.2.9 int32 acStageSettings::otpLevel

OTP limit in $^{\circ}$ C (SQ7).

4.2.2.10 int32 acStageSettings::ovpLevel

Normalised OVP limit (IQ24).

4.2.2.11 int16 acStageSettings::vGainLmt

Sine signal generator voltage gain limit (SQ14).

4.2.2.12 int16 acStageSettings::vMaxRms

Maximum RMS voltage setting limit (SQ10).

4.2.2.13 int16 acStageSettings::vScale

Voltage scaling setting in volts-per-volts for scaling between a voltage level measured by an ADC to a real voltage value (SQ14).

The documentation for this struct was generated from the following file:

· MacroNets.h

4.3 extDeviceSettings Struct Reference

#include <MacroNets.h>

Data Fields

- int32 ext1OtpLevel
- int32 ext2OtpLevel
- Uint16 extFanEnable
- Uint16 extPsuEnable

4.3.1 Detailed Description

A structure that contains the settings that pertain to external devices.

4.3.2 Field Documentation

4.3.2.1 int32 extDeviceSettings::ext1OtpLevel

External 1 OTP limit in ° C (SQ7).

4.3.2.2 int32 extDeviceSettings::ext2OtpLevel

External 2 OTP limit in $^{\circ}$ C (SQ7).

4.3.2.3 Uint16 extDeviceSettings::extFanEnable

External fan enable status {TRUE | FALSE}.

4.3.2.4 Uint16 extDeviceSettings::extPsuEnable

External PSU enable status {TRUE | FALSE}.

The documentation for this struct was generated from the following file:

MacroNets.h

4.4 i2cMsg Struct Reference

```
#include <I2c.h>
```

Data Fields

- volatile Uint16 msgStatus
- Uint16 slaveAddress
- Uint16 numOfBytes
- Uint16 numSlavePtrBytes
- Uint16 slavePtrAddrHigh
- Uint16 slavePtrAddrLow
- Uint16 msgBuffer [I2C_MAX_BUFFER_SIZE]

4.4.1 Detailed Description

The structure used to contain all settings and values relevant to a particular I2C message.

4.4.2 Field Documentation

4.4.2.1 Uint16 i2cMsg::msgBuffer[I2C_MAX_BUFFER_SIZE]

A buffer array for message data. The maximum buffer size, MAX_BUFFER_SIZE, is 4 due to the FIFO's size.

4.4.2.2 volatile Uint16 i2cMsg::msgStatus

Indicates which state the message is in.

4.4.2.3 Uint16 i2cMsg::numOfBytes

The number of valid bytes in (or to be put in msgBuffer).

4.4.2.4 Uint16 i2cMsg::numSlavePtrBytes

The number of slave register pointer address bytes.

4.4.2.5 Uint16 i2cMsg::slaveAddress

The slave device I2C address this message is intended for.

4.4.2.6 Uint16 i2cMsg::slavePtrAddrHigh

The slave register pointer high byte.

4.4.2.7 Uint16 i2cMsg::slavePtrAddrLow

The slave register pointer low byte.

The documentation for this struct was generated from the following file:

• I2c.h

4.5 loadStageNets Struct Reference

```
#include <MacroNets.h>
```

Data Fields

- · volatile int32 iFdbkNet
- volatile int32 vFdbkNet
- · volatile int32 iRefNet
- volatile int32 iFiltOutNet

4.5.1 Detailed Description

A structure that contains the nets used in a single load stage.

4.5.2 Field Documentation

4.5.2.1 volatile int32 loadStageNets::iFdbkNet

Current feedback net (IQ24).

4.5.2.2 volatile int32 loadStageNets::iFiltOutNet

IIR filter control law output net (IQ24).

4.5.2.3 volatile int32 loadStageNets::iRefNet

IIR filter control law current reference net (IQ24).

4.5.2.4 volatile int32 loadStageNets::vFdbkNet

Voltage feedback net (IQ24).

The documentation for this struct was generated from the following file:

· MacroNets.h

4.6 loadStageSettings Struct Reference

#include <MacroNets.h>

Data Fields

- int32 slewRate
- int32 slewTarget
- int32 ocpLevel
- int32 ovpLevel
- int32 oppLevel
- int32 otpLevel
- int16 iMax
- int16 vMax
- int16 iScale
- int16 vScale
- Uint16 enable

4.6.1 Detailed Description

A structure that contains the settings that pertain to a single load stage.

4.6.2 Field Documentation

4.6.2.1 Uint16 loadStageSettings::enable

Channel enable status {FALSE, TRUE}.

4.6.2.2 int16 loadStageSettings::iMax

Maximum DC current setting limit (SQ10).

4.6.2.3 int16 loadStageSettings::iScale

Current scaling setting in volts-per-amp for scaling between a voltage level measured by an ADC to a real current value (SQ14).

4.6.2.4 int32 loadStageSettings::ocpLevel

Normalised OCP limit (IQ24).

4.6.2.5 int32 loadStageSettings::oppLevel

Normalised OPP limit (IQ22).

4.6.2.6 int32 loadStageSettings::otpLevel

OTP limit in $^{\circ}$ C (SQ7).

4.6.2.7 int32 loadStageSettings::ovpLevel

Normalised OVP limit (IQ24).

4.6.2.8 int32 loadStageSettings::slewRate

IIR filter control law reference slew rate (IQ24).

4.6.2.9 int32 loadStageSettings::slewTarget

IIR filter control law reference slew target (IQ24).

4.6.2.10 int16 loadStageSettings::vMax

Maximum DC voltage setting limit (SQ10).

4.6.2.11 int16 loadStageSettings::vScale

Voltage scaling setting in volts-per-volts for scaling between a voltage level measured by an ADC to a real voltage value (SQ14).

The documentation for this struct was generated from the following file:

· MacroNets.h

4.7 xfmrStageNets Struct Reference

#include <MacroNets.h>

Data Fields

- volatile int32 iSnsNet
- volatile int32 midVSnsNet
- volatile int32 hvVSnsNet
- · volatile int32 pwmDutyNet

4.7.1 Detailed Description

A structure that contains the nets used in the transformer stage.

4.7.2 Field Documentation

4.7.2.1 volatile int32 xfmrStageNets::hvVSnsNet

DC HV voltage sense net (IQ24).

4.7.2.2 volatile int32 xfmrStageNets::iSnsNet

Current sense net (IQ24).

4.7.2.3 volatile int32 xfmrStageNets::midVSnsNet

DC mid voltage sense net (IQ24).

4.7.2.4 volatile int32 xfmrStageNets::pwmDutyNet

Transformer PWM duty net (IQ24).

The documentation for this struct was generated from the following file:

MacroNets.h

4.8 xfmrStageSettings Struct Reference

#include <MacroNets.h>

Data Fields

- int32 ocpLevel
- int32 midOvpLevel
- int32 hvOvpLevel
- int32 otpLevel
- int16 iMax
- int16 midVMax
- int16 hvVMax
- int16 iScale
- int16 midVScale
- int16 hvVScale
- Uint16 enable

4.8.1 Detailed Description

A structure that contains the settings that pertain to the transformer stage.

4.8.2 Field Documentation

4.8.2.1 Uint16 xfmrStageSettings::enable

Channel enable status {FALSE, TRUE}.

4.8.2.2 int32 xfmrStageSettings::hvOvpLevel

Normalised DC HV OVP limit (IQ24).

4.8.2.3 int16 xfmrStageSettings::hvVMax

Maximum DC HV voltage setting limit (SQ10).

4.8.2.4 int16 xfmrStageSettings::hvVScale

DC HV voltage scaling setting in volts-per-volts for scaling between a voltage level measured by an ADC to a real voltage value (SQ14).

4.8.2.5 int16 xfmrStageSettings::iMax

Maximum DC current setting limit (SQ10).

4.8.2.6 int16 xfmrStageSettings::iScale

Current scaling setting in volts-per-amp for scaling between a voltage level measured by an ADC to a real current value (SQ14).

4.8.2.7 int32 xfmrStageSettings::midOvpLevel

Normalised DC mid OVP limit (IQ24).

4.8.2.8 int16 xfmrStageSettings::midVMax

Maximum DC mid voltage setting limit (SQ10).

4.8.2.9 int16 xfmrStageSettings::midVScale

DC mid voltage scaling setting in volts-per-volts for scaling between a voltage level measured by an ADC to a real voltage value (SQ14).

4.8.2.10 int32 xfmrStageSettings::ocpLevel

Normalised OCP limit (IQ24).

4.8.2.11 int32 xfmrStageSettings::otpLevel

OTP limit in $^{\circ}$ C (SQ7).

The documentation for this struct was generated from the following file:

• MacroNets.h


Chapter 5

File Documentation

5.1 Adc.h File Reference

ADC functions.

This graph shows which files directly or indirectly include this file:



Functions

- void initAdc (void)
- Uint16 getLoadCurrent (loadStage load, float32 *dcCurrent)
- Uint16 getLoadVoltage (loadStage load, float32 *dcVoltage)
- Uint16 getDcMidCurrent (float32 *dcCurrent)
- Uint16 getDcMidVoltage (float32 *dcVoltage)
- Uint16 getDcHvVoltage (float32 *dcVoltage)

Variables

- volatile int32 * ADCDRV_1ch_Rlt1
- volatile int32 * ADCDRV_1ch_Rlt2
- volatile int32 * ADCDRV_1ch_Rlt3
- volatile int32 * ADCDRV_1ch_Rlt4
- volatile int32 * ADCDRV_1ch_Rlt5
- volatile int32 * ADCDRV_1ch_Rlt6
- volatile int32 * ADCDRV_1ch_Rlt7

28 File Documentation

- volatile int32 * ADCDRV_1ch_Rlt8
- volatile int32 * ADCDRV_1ch_Rlt9
- volatile int32 * ADCDRV_1ch_Rlt10
- volatile int32 * ADCDRV_1ch_Rlt11
- volatile int32 * ADCDRV_1ch_Rlt12
- volatile int32 * ADCDRV_1ch_Rlt13

5.1.1 Detailed Description

ADC functions.

5.1.2 Function Documentation

5.1.2.1 Uint16 getDcHvVoltage (float32 * dcVoltage)

Queries the most recent voltage reading from the DC HV's associated ADC.

Parameters

out	dcVoltage	Address of the memory location at which to place the query result (volts).

Returns

Error status.

5.1.2.2 Uint16 getDcMidCurrent (float32 * dcCurrent)

Queries the most recent current reading from the DC Mid's associated ADC.

Parameters

out	dcCurrent	Address of the memory location at which to place the query result (amps).
-----	-----------	---

Returns

Error status.

5.1.2.3 Uint16 getDcMidVoltage (float32 * dcVoltage)

Queries the most recent voltage reading from the DC Mid's associated ADC.

Parameters

out	dcVoltage	Address of the memory location at which to place the query result (volts).

Returns

Error status.

5.1.2.4 Uint16 getLoadCurrent (loadStage load, float32 * dcCurrent)

Queries the most recent current reading from the specified load's associated ADC.

5.1 Adc.h File Reference 29

Parameters

in	load	Specifies the load on which the reading is to be queried.
out	dcCurrent	Address of the memory location at which to place the query result (amps).

Returns

Error status.

5.1.2.5 Uint16 getLoadVoltage (loadStage load, float32 * dcVoltage)

Queries the most recent voltage reading from the specified load's associated ADC.

Parameters

in	load	Specifies the load on which the reading is to be queried.
out	dcVoltage	Address of the memory location at which to place the query result (volts).

Returns

Error status.

5.1.2.6 void initAdc (void)

Configures the ADC's SOCs then calls pwmSocConfigure().

- SHOULD be run after initPWM().
- SHOULD be run before DPL_INIT().

5.1.3 Variable Documentation

Address: 61th and OPIRV: 1c) Errorvoltent voltrenss the -278(SO) -2775(minalef) 30(poi7T) -25278(ADC) 30(.)] TJ0.25 g 0.25 G/F51 8.9634

30 File Documentation

5.1.3.6 volatile int32* ADCDRV_1ch_Rlt2

Channel 1 current sense ADC terminal pointer.

5.1.3.7 volatile int32* ADCDRV_1ch_Rlt3

Channel 2 current sense ADC terminal pointer.

5.1.3.8 volatile int32* ADCDRV_1ch_Rlt4

Channel 3 current sense ADC terminal pointer.

5.1.3.9 volatile int32* ADCDRV_1ch_Rlt5

Interboost current sense ADC terminal pointer.

5.1.3.10 volatile int32* ADCDRV_1ch_Rlt6

AC stage current sense ADC terminal pointer.

5.1.3.11 volatile int32* ADCDRV_1ch_Rlt7

Channel 0 voltage sense ADC terminal pointer.

5.1.3.12 volatile int32* ADCDRV_1ch_Rlt8

Channel 1 voltage sense ADC terminal pointer.


5.1.3.13 volatile int32* ADCDRV_1ch_Rlt9

Channel 2 voltage sense ADC terminal pointer.

5.2 Cntl.h File Reference

DPLib CNTL Macro related helper functions.

This graph shows which files directly or indirectly include this file:



5.2 Cntl.h File Reference 31

Typedefs

typedef enum coefNum cfType

Enumerations

```
    enum coefNum { ,
        cMin = firstCoef, cMax, cB0, cB1,
        cA1, cB2, cA2, cB3,
        cA3 }
```

Functions

- void initCoefs (void)
- Uint16 setLoadlCoef (loadStage load, cfType coef, float32 value)
- Uint16 getLoadlCoef (loadStage load, cfType coef, float32 *value)
- Uint16 cntlSetAclCoef (cfType coef, float32 val)
- Uint16 getAclCoef (cfType coef, float32 *value)
- Uint16 setAcVCoef (cfType coef, float32 value)
- Uint16 getAcVCoef (cfType coef, float32 *value)

Variables

- struct CNTL_2P2Z_CoefStruct loadlCoefs [numberOfLoads]
- struct CNTL_2P2Z_CoefStruct aclCoefs
- struct CNTL_3P3Z_CoefStruct acVCoefs
- volatile int32 * CNTL_2P2Z_Coef1
- volatile int32 * CNTL 2P2Z Coef2
- volatile int32 * CNTL 2P2Z Coef3
- volatile int32 * CNTL_2P2Z_Coef4
- volatile int32 * CNTL_2P2Z_Fdbk1
- volatile int32 * CNTL_2P2Z_Fdbk2
- volatile int32 * CNTL_2P2Z_Fdbk3
- volatile int32 * CNTL_2P2Z_Fdbk4
- volatile int32 * CNTL_2P2Z_Out1
- volatile int32 * CNTL_2P2Z_Out2
- volatile int32 * CNTL_2P2Z_Out3
- volatile int32 * CNTL_2P2Z_Out4
- volatile int32 * CNTL_2P2Z_Ref1
- volatile int32 * CNTL_2P2Z_Ref2
- volatile int32 * CNTL_2P2Z_Ref3volatile int32 * CNTL_2P2Z_Ref4
- volatile int32 * CNTL 2P2Z Coef5
- volatile int32 * CNTL_2P2Z_Fdbk5
- volatile int32 * CNTL_2P2Z_Out5
- volatile int32 * CNTL_2P2Z_Ref5
- volatile int32 * CNTL 3P3Z Coef1
- volatile int32 * CNTL_3P3Z_Fdbk1
- volatile int32 * CNTL 3P3Z Out1
- volatile int32 * CNTL 3P3Z Ref1

5.2.1 Detailed Description

DPLib CNTL Macro related helper functions.

32 File Documentation

5.2.2 Typedef Documentation

5.2.2.1 typedef enum coefNum cfType

A type that allows a reference to a CNTL coefficient.

5.2.3 Enumeration Type Documentation

5.2.3.1 enum coefNum

CNTL Coefficient references

Enumerator

cMin Saturation minimum reference.

cMax Saturation maximum reference.

cB0 B0 coefficient reference.

cB1 B1 coefficient reference.

cA1 A1 coefficient reference.

cB2 B2 coefficient reference.

cA2 A2 coefficient reference.

cB3 B3 coefficient reference.

cA3 A3 coefficient reference.

5.2.4 Function Documentation

5.2.4.1 Uint16 cntlSetAclCoef (cfType coef, float32 val)

Sets the specified IIR filter control law coefficient for the AC current control.

Parameters

in	coef	Specifies the coefficient to be set [cMin, cA3).
in	val	Specifies the coefficient value to be applied. Should be between the minimum
		and maximum values for the specific coefficient as defined by cfLmts[][].

Returns

Error status.

5.2.4.2 Uint16 getAclCoef (cfType coef, float32 * value)

Queries the specified IIR filter control law coefficient for the AC current control.

Parameters

in	coef	Specifies the coefficient to be queried [cMin, cA3).
out	value	Address of the memory location at which to place the query result.

Returns

Error status.

5.2.4.3 Uint16 getAcVCoef (cfType coef, float32 * value)

Queries the specified IIR filter control law coefficient for the AC voltage control.

5.2 Cntl.h File Reference 33

Parameters

in	coef	Specifies the coefficient to be queried [cMin, cA3).
out	value	Address of the memory location at which to place the query result.

Returns

Error status.

5.2.4.4 Uint16 getLoadlCoef (loadStage load, cfType coef, float32 * value)

Queries the specified IIR filter control law coefficient for a specified load's current control.

Parameters

in	load	Specifies the load on which the setting is to be queried [0, NUM_CHNLS).
in	coef	Specifies the coefficient to be queried [cMin, cA3).
out	value	Address of the memory location at which to place the query result.

Returns

Error status.

5.2.4.5 void initCoefs (void)

Initialises all IIR filter control law coefficients.

Warning

This function must be called before the control macros are used.

5.2.4.6 Uint16 setAcVCoef (cfType coef, float32 value)

Sets the specified IIR filter control law coefficient for the AC voltage control.

• The actual setting in use is not updated until AFTER cntlUpdateCoefs() has been called.

Parameters

in	coef	Specifies the coefficient to be set [cMin, cA3).
in	value	Specifies the coefficient value to be applied. Should be between the minimum
		and maximum values for the specific coefficient as defined by cfLmts[][].

Returns

Error status.

5.2.4.7 Uint16 setLoadlCoef (loadStage load, cfType coef, float32 value)

Sets the specified IIR filter control law coefficient for a specified load's current control.

Parameters

in	load	Specifies the load number the setting is to be applied to [0, NUM_CHNLS).
in	coef	Specifies the coefficient to be set [cMin, cA3).
in	value	Specifies the coefficient value to be applied. Should be between the minimum
		and maximum values for the specific coefficient as defined by cfLmts[][].

Returns

Error status.

5.2.5 Variable Documentation

5.2.5.1 struct CNTL_2P2Z_CoefStruct aclCoefs

Structure that holds the AC I 2-pole 2-zero IIR filter control law coefficient currently in use.

5.2.5.2 struct CNTL_3P3Z_CoefStruct acVCoefs

Structure that holds the AC V 2-pole 2-zero IIR filter control law coefficient currently in use.

5.2.5.3 volatile int32* CNTL_2P2Z_Coef1

Load 1 IIR filter control law coefficient terminal pointer.

5.2.5.4 volatile int32* CNTL_2P2Z_Coef2

Load 2 IIR filter control law coefficient terminal pointer.

5.2.5.5 volatile int32* CNTL_2P2Z_Coef3

Load 3 IIR filter control law coefficient terminal pointer.

5.2.5.6 volatile int32* CNTL_2P2Z_Coef4

Load 4 IIR filter control law coefficient terminal pointer.

5.2.5.7 volatile int32* CNTL_2P2Z_Coef5

AC stage I IIR filter control law coefficient terminal pointer.

5.2.5.8 volatile int32* CNTL_2P2Z_Fdbk1

Load 1 IIR filter control law feedback terminal pointer.

5.2.5.9 volatile int32* CNTL_2P2Z_Fdbk2

Load 2 IIR filter control law feedback terminal pointer.

5.2 Cntl.h File Reference 35

5.2.5.10 volatile int32* CNTL_2P2Z_Fdbk3

Load 3 IIR filter control law feedback terminal pointer.

5.2.5.11 volatile int32* CNTL_2P2Z_Fdbk4

Load 4 IIR filter control law feedback terminal pointer.

5.2.5.12 volatile int32* CNTL_2P2Z_Fdbk5

AC stage I IIR filter control law feedback terminal pointer.

5.2.5.13 volatile int32* CNTL_2P2Z_Out1

Load 1 IIR filter control law output terminal pointer.

5.2.5.14 volatile int32* CNTL_2P2Z_Out2

Load 2 IIR filter control law output terminal pointer.

5.2.5.15 volatile int32* CNTL_2P2Z_Out3

Load 3 IIR filter control law output terminal pointer.

5.2.5.16 volatile int32* CNTL_2P2Z_Out4

Load 4 IIR filter control law output terminal pointer.

5.2.5.17 volatile int32* CNTL_2P2Z_Out5

AC stage I IIR filter control law output terminal pointer.

5.2.5.18 volatile int32* CNTL_2P2Z_Ref1

Load 1 IIR filter control law reference terminal pointer.

5.2.5.19 volatile int32* CNTL_2P2Z_Ref2

Load 2 IIR filter control law reference terminal pointer.

5.2.5.20 volatile int32* CNTL_2P2Z_Ref3

Load 3 IIR filter control law reference terminal pointer.

5.2.5.21 volatile int32* CNTL_2P2Z_Ref4

Load 4 IIR filter control law reference terminal pointer.

5.2.5.22 volatile int32* CNTL_2P2Z_Ref5

AC stage I IIR filter control law reference terminal pointer.

5.2.5.23 volatile int32* CNTL_3P3Z_Coef1

AC stage V IIR filter control law coefficient terminal pointer.

5.2.5.24 volatile int32* CNTL_3P3Z_Fdbk1

AC stage V IIR filter control law feedback terminal pointer.

5.2.5.25 volatile int32* CNTL_3P3Z_Out1

AC stage V IIR filter control law output terminal pointer.

5.2.5.26 volatile int32* CNTL_3P3Z_Ref1

AC stage V IIR filter control law reference terminal pointer.

5.2.5.27 struct CNTL_2P2Z_CoefStruct loadICoefs[numberOfLoads]

Array of structures that hold the load 2-pole 2-zero IIR filter control law coefficient currently in use.

5.3 Common.h File Reference

Common include file for the project.

```
#include "Settings.h"
#include "PeripheralHeaderIncludes.h"
#include "DSP2802x_EPWM_defines.h"
#include "slaveMode.h"
#include "IQMathLib.h"
#include "SQMath.h"
#include "DPlib.h"
#include "sgen.h"
#include "StateMachine.h"
#include "I2c.h"
#include "Sci.h"
#include "Spi.h"
#include "MacroNets.h"
#include "Timers.h"
#include "Adc.h"
#include "Comparator.h"
#include "Pwm.h"
#include "Cntl.h"
#include "Ocp.h"
#include "Ovp.h"
#include "Opp.h"
#include "Otp.h"
#include "SlewControl.h"
#include "SineGen.h"
#include "tmp.h"
#include "EnableCtrl.h"
#include "../../SCPI_Build/SCPI_Build/scpi/scpi.h"
#include "SCPI_specificCmds.h"
Include dependency graph for Common.h:
```




5.3.1 Detailed Description

Common include file for the project. All other header files used should be included within this file and this file should then be used to include them in the required source files.

5.4 Comparator.h File Reference

Comparator, DAC and trip zone functions.

This graph shows which files directly or indirectly include this file:



Functions

- void initTripZone (void)
- void initDcComparator (void)
- void rstDcTripzone (void)
- void initAcComparator (void)
- Uint16 setAcDac (float32 level)
- Uint16 getAcDac (float32 *level)
- void rstAcTripzone (void)

5.4.1 Detailed Description

Comparator, DAC and trip zone functions. Requires the modification of the COMP_REGS struct of the DSP2802x_GlobalVariableDefs in the file DSP2802x_Comp.h, to allow use of the DACCTL and ramp-related register unions. Use the equivalent file from the f2903x includes for reference.

5.4.2 Function Documentation

5.4.2.1 Uint16 getAcDac (float32 * level)

Queries the output level setting of the DAC on the inverting input of the DC comparator. iScale MUST be set before use.

Parameters

out	level	Pointer to location at which to place the query result (amps).

Returns

Error status.

5.4.2.2 void initAcComparator (void)

Initialises the AC comparator (COMP 1) using an internal DAC at the inverting input.

- SHOULD be called AFTER adcSocCnf().
- SHOULD be called BEFORE PWMS (SYNC) are started.
- SHOULD be called BEFORE pwmTZConfigure().

5.4.2.3 void initDcComparator (void)

Initialises the DC comparator (COMP 2) using an internal DAC at the inverting input.

- SHOULD be called AFTER adcSocCnf().
- SHOULD be called BEFORE PWMS (SYNC) are started.
- SHOULD be called BEFORE pwmTZConfigure().
- · midVScale should be set before use.

5.4.2.4 void initTripZone (void)

Configures PWM trip zones for use. Requires the comparator and DAC to be configured

See Also

adc.h

5.4.2.5 void rstAcTripzone (void)

Resets the AC trip zone after an AC comparator event.

5.4.2.6 void rstDcTripzone (void)

Resets the DC trip zone after an DC comparator event.

5.4.2.7 Uint16 setAcDac (float32 level)

Sets the output level of the DAC on the inverting input of the AC comparator. The voltage and iScale MUST be set before use.

Parameters

in	level	Specifies the value of the level setting to be applied (amps).
----	-------	--


Returns

Error status.

5.5 EnableCtrl.h File Reference

Functions for enabling and disabling circuit sections via I2C.

This graph shows which files directly or indirectly include this file:



Macros

- #define IOE_SW4A_STATE 0x00
- #define IOE_SW4B_STATE 0x00
- #define IOE_I2C_BASE_ADDR 0x20
- #define IOE IODIR ADDR 0x00
- #define IOE_IPOL_ADDR 0x01
- #define IOE_GPINTEN_ADDR 0x02
- #define IOE_DEFVAL_ADDR 0x03
- #define IOE INTCON ADDR 0x04
- #define IOE IOCON ADDR 0x05
- #define IOE_GPPU_ADDR 0x06
- #define IOE_INTF_ADDR 0x07
- #define IOE_INTCAP_ADDR 0x08
- #define IOE_GPIO_ADDR 0x09
- #define IOE_OLAT_ADDR 0x0A
- #define IOE_MAX_CHNL 0x08
- #define IOE_I2C_ADDR (IOE_I2C_BASE_ADDR | (IOE_SW4A_STATE << 2)) | (IOE_SW4B_STATE << 3)
- #define ALL_DISABLED_WORD

Typedefs

• typedef enum ecSection circuitSection

Enumerations

enum ecSection

Functions

- Uint16 initEnableControl (void)
- void resetEnableControl (void)
- Uint16 enableCircuit (circuitSection section)
- Uint16 disableCircuit (circuitSection section)

5.5.1 Detailed Description

Functions for enabling and disabling circuit sections via I2C. Circuit sections are controlled via an external I/O expander (MCP23008) that is connected to the I2C bus at address 0100xx0 where 'xx' is determined by the state of switch 4 (SW4) on the Ctrl PCB, which the user should record in the macros IOE_SW4A_STATE and IOE_SW4-B STATE.

After initialisation or reset all sections default to disabled.

Warning

Before any enable control functions can be used the I2C peripheral MUST be initialised, followed by enable control initialisation, both of which will require global interrupts to be enabled.

See Also

initl2c()

ADS7830 Ch #	Signal	Enable bit#	Enable state
GP0	CHAN1EN	0	1
GP1	CHAN2EN	1	1
GP2	CHAN3EN	2	1
GP3	CHAN4EN	3	1
GP4	HVENABLE	4	0
GP5	ACENABLE	5	1
GP6	PSUENBLE	6	1
GP7	EXTFANEN	7	1

5.5.2 Macro Definition Documentation

5.5.2.1 #define ALL_DISABLED_WORD

Value:

Uses the defined states to define a word for the case where all circuits are disabled

5.5.2.2 #define IOE_DEFVAL_ADDR 0x03

MCP23008 I/O expander default value register address.

5.5.2.3 #define IOE_GPINTEN_ADDR 0x02

MCP23008 I/O expander interrupt on change enable register address.

5.5.2.4 #define IOE_GPIO_ADDR 0x09

MCP23008 I/O expander GPIO port register address.

5.5.2.5 #define IOE_GPPU_ADDR 0x06

MCP23008 I/O expander pull-up resistor configuration register address.

5.5.2.6 #define IOE_I2C_ADDR (IOE_I2C_BASE_ADDR | (IOE_SW4A_STATE << 3)) | (IOE_SW4B_STATE << 3)

MCP23008 I/O expander complete I2C address.

5.5.2.7 #define IOE_I2C_BASE_ADDR 0x20

MCP23008 I/O expander base I2C address.

5.5.2.8 #define IOE_INTCAP_ADDR 0x08

MCP23008 I/O expander interrupt capture register address.

5.5.2.9 #define IOE_INTCON_ADDR 0x04

MCP23008 I/O expander interrupt on change control register address.

5.5.2.10 #define IOE_INTF_ADDR 0x07

MCP23008 I/O expander interrupt flag register address.

5.5.2.11 #define IOE_IOCON_ADDR 0x05

MCP23008 I/O expander configuration register address.

5.5.2.12 #define IOE_IODIR_ADDR 0x00

MCP23008 I/O expander I/O direction register address.

5.5.2.13 #define IOE_IPOL_ADDR 0x01

MCP23008 I/O expander input polarity register address.

5.5.2.14 #define IOE_MAX_CHNL 0x08

MCP23008 I/O expander number of channels (0 - 7).

5.5.2.15 #define IOE_OLAT_ADDR 0x0A

MCP23008 I/O expander output latch register address.

5.5.2.16 #define IOE_SW4A_STATE 0x00

The state of switch 4a; ON = 0x01, OFF = 0x00.

5.5.2.17 #define IOE_SW4B_STATE 0x00

The state of switch 4b; ON = 0x01, OFF = 0x00.

5.5.3 Typedef Documentation

5.5.3.1 typedef enum ecSection circuitSection

A type that allow specification of an enable control circuit section.

5.5.4 Enumeration Type Documentation

5.5.4.1 enum ecSection

The possible enable control circuit section selections. Also defines bit order.

5.5.5 Function Documentation

5.5.5.1 Uint16 disableCircuit (circuitSection section)

Disables the specified circuit section enable signal.

Parameters

in	section	Specifies the circuit section that is to be disabled.
----	---------	---

Returns

Error status.

5.5.5.2 Uint16 enableCircuit (circuitSection section)

Enables the specified circuit section enable signal.

Parameters

in	section	Specifies the circuit section that is to be enabled.

Returns

Error status.

5.5.5.3 Uint16 initEnableControl (void)

Initialises the enable control interface. The I2C peripheral MUST be initialised before this function is used.

See Also

i2cInit()

Returns

Error status.


5.5.5.4 void resetEnableControl (void)

Resets and reinitialises the MCP23008 I/O Expander device.

5.6 I2c.h File Reference

Inter-integrated circuit communications functions.

This graph shows which files directly or indirectly include this file:



Data Structures

struct i2cMsg

Macros

- #define I2C_MAX_BUFFER_SIZE 0x04
- #define I2C_MAX_PTR_SIZE 0x02
- #define I2C_CLR_AL_BIT 0x0001
- #define I2C_CLR_NACK_BIT 0x0002
- #define I2C_CLR_ARDY_BIT 0x0004
- #define I2C_CLR_RRDY_BIT 0x0008
- #define I2C_CLR_SCD_BIT 0x0020
- #define I2C_ARDY_ISRC 0x0003
- #define I2C_SCD_ISRC 0x0006
- #define I2C_MSGSTAT_INACTIVE 0x0000
- #define I2C_MSGSTAT_SEND_WITHSTOP 0x0010
- #define I2C_MSGSTAT_WRITE_BUSY 0x0011
- #define I2C_MSGSTAT_SEND_NOSTOP 0x0020
- #define I2C MSGSTAT SEND NOSTOP BUSY 0x0021
- #define I2C_MSGSTAT_RESTART 0x0022
- #define I2C_MSGSTAT_READ_BUSY 0x0023

Functions

- void initl2c (void)
- void i2cPopMsg (i2cMsg *msg, Uint16 msgStatus, Uint16 slaveAddr, Uint16 numDataBytes, Uint16 num-SlavePtrBytes, Uint16 slavePtrAddrHi, Uint16 slavePtrAddrLo)
- Uint16 i2cWrite (i2cMsg *msg)
- Uint16 i2cRead (i2cMsg *msg)

5.6 I2c.h File Reference 45

5.6.1 Detailed Description

Inter-integrated circuit communications functions.

Warning

The following bridge tracks should be cut on the TI C2000 LaunchPad XL PCB before I2C (or SPI) may be used:

Bridge to Cut	GPIO	PCB Pin
JP5	GPIO32	J2-6
JP7	GPIO33	J2-7
JP8	GPIO16	J6-7
JP10	GPIO17	J6-8

This should result in the following functionality:

Function	GPIO	PCB Pin
I2C_SDAA	GPIO32	J6-7
I2C_SCLA	GPIO33	J6-8
SPI_MOSI	GPIO16	J2-6
SPI_MISO	GPIO17	J2-7

The function i2clnit() MUST be called before any other public I2C function is used. This will clear any values already in the I2C registers.

Interrupts MUST be globally enabled for the functions i2cWrite() and i2cRead() to operate correctly.

See Also

EnableCtrl.h Tmp.h

5.6.2 Macro Definition Documentation

5.6.2.1 #define I2C_ARDY_ISRC 0x0003

I2C Interrupt Sources Register access ready condition I2C interrupt source.

5.6.2.2 #define I2C_CLR_AL_BIT 0x0001

I2C Status Clear Bits Arbitration lost status clear bit.

5.6.2.3 #define I2C_CLR_ARDY_BIT 0x0004

Register access ready status clear bit.

5.6.2.4 #define I2C_CLR_NACK_BIT 0x0002

NACK status clear bit.

5.6.2.5 #define I2C_CLR_RRDY_BIT 0x0008

Receive data ready status clear bit.

5.6.2.6 #define I2C_CLR_SCD_BIT 0x0020

Stop detected status clear bit.

5.6.2.7 #define I2C_MAX_BUFFER_SIZE 0x04

Maximum I2C message buffer size in bytes, including slave register pointer bytes.

5.6.2.8 #define I2C_MAX_PTR_SIZE 0x02

Maximum number of slave register pointer bytes.

5.6.2.9 #define I2C_MSGSTAT_INACTIVE 0x0000

I2C Message States Inactive I2C message state.

5.6.2.10 #define I2C MSGSTAT_READ_BUSY 0x0023

State indicating the I2C is busy with a read.

5.6.2.11 #define I2C_MSGSTAT_RESTART 0x0022

Transmit a master read with a restart.

5.6.2.12 #define I2C_MSGSTAT_SEND_NOSTOP 0x0020

Transmit a write with no stop.

5.6.2.13 #define I2C_MSGSTAT_SEND_NOSTOP_BUSY 0x0021

State indicating the I2C is busy with a write with no stop.

5.6.2.14 #define I2C_MSGSTAT_SEND_WITHSTOP 0x0010

Transmit a write with stop I2C message state.

5.6.2.15 #define I2C_MSGSTAT_WRITE_BUSY 0x0011

State indicating the I2C is busy with a write with a stop.

5.6.2.16 #define I2C_SCD_ISRC 0x0006

Stop detected condition I2C interrupt source.

5.6.3 Function Documentation

5.6.3.1 void i2cPopMsg (i2cMsg * msg, Uint16 msgStatus, Uint16 slaveAddr, Uint16 numDataBytes, Uint16 numSlavePtrBytes, Uint16 slavePtrAddrHi, Uint16 slavePtrAddrLo)

This function can be used to validate and populate the specified settings and values into the specified I2C message structure.

Parameters

out	msg	The I2C message structure.
in	msgStatus	The initial I2C message status.
in	slaveAddr	The slave address.
in	numDataBytes	The number, if any, of data bytes, above any slave register pointer bytes, in the
		message.
in	numSlavePtr-	The number, if any, of slave register pointer bytes.
	Bytes	
in	slavePtrAddrHi	The slave register pointer high byte. If only one byte, or none, (as indicated by
		numSlavePtrbytes) is to be used leave this at zero.
in	slavePtrAddrLo	The slave register pointer low byte. If no pointer bytes (as indicated by num-
		SlavePtrbytes) are used leave this at zero.

5.6.3.2 Uint16 i2cRead (i2cMsg * msg)

Starts an I2C-A read using the settings specified. Read bytes are saved to the buffer msg.msgBuffer[].

Parameters

in	msg	The I2C message struct.	

Returns

Error status.

5.6.3.3 Uint16 i2cWrite (i2cMsg * msg)

Starts an I2C-A write using the settings and values specified.

Parameters

in	msg	The I2C message structure.
----	-----	----------------------------

Returns

Error Status.

5.6.3.4 void initl2c (void)

Initialises the I2C-A peripheral and relevant interrupts.


Warning

This function will clear any values already in the I2C peripheral registers. This function MUST be called before any other public I2C function.

5.7 MacroNets.h File Reference

DPLib macro net and value control functions.

This graph shows which files directly or indirectly include this file:



Data Structures

- struct extDeviceSettings
- struct loadStageNets
- struct loadStageSettings
- struct xfmrStageNets
- struct xfmrStageSettings
- struct acStageNets
- struct acStageSettings

Macros

- #define LOAD_0 0
- #define LOAD 11
- #define LOAD_2 2
- #define LOAD_3 3
- #define XFMR_STAGE 4
- #define AC_STAGE 5
- #define EXT 16
- #define EXT_2 7

Typedefs

- typedef enum extSelect extSelect
- typedef struct extDeviceSettings extDeviceSettings
- typedef enum loadStage loadStage
- typedef struct loadStageNets loadStageNets
- typedef struct loadStageSettings loadStageSettings
- typedef struct xfmrStageNets xfmrStageNets
- typedef struct xfmrStageSettings xfmrStageSettings
- typedef struct acStageNets acStageNets
- typedef struct acStageSettings acStageSettings

Enumerations

- enum extSelect { ext1 = 0, ext2 = 1 }
- enum loadStage { load1 = 0, load2 = 1, load3 = 2, load4 = 3 }

Functions

- void setupNets (slaveMode mode)
- void stopAll (void)
- void runAll (void)

Variables

- Uint16 stopAllFlag
- Uint16 enableAllFlag
- · extDeviceSettings extSettings
- loadStageNets loadNets [numberOfLoads]
- loadStageSettings loadSettings [numberOfLoads]
- xfmrStageNets xfmrNets
- xfmrStageSettings xfmrSettings
- · acStageNets acNets
- · acStageSettings acSettings

5.7.1 Detailed Description

DPLib macro net and value control functions.

5.7.2 Macro Definition Documentation

5.7.2.1 #define AC_STAGE 5

The index position for AC stage settings.

5.7.2.2 #define EXT_1 6

External temperature 1 channel reference.

5.7.2.3 #define EXT_2 7

External temperature 2 channel reference.

5.7.2.4 #define LOAD_0 0

The index position for Load 0 settings.

5.7.2.5 #define LOAD_1 1

The index position for Load 1 settings.

5.7.2.6 #define LOAD_2 2

The index position for Load 2 settings.

5.7.2.7 #define LOAD_3 3

The index position for Load 3 settings.

5.7.2.8 #define XFMR_STAGE 4

The index position for transformer stage settings.

5.7.3 Typedef Documentation

5.7.3.1 typedef struct acStageNets acStageNets

A type to allow use of the AC stage nets structure.

5.7.3.2 typedef struct acStageSettings acStageSettings

A type to allow use of the AC stage settings structure.

5.7.3.3 typedef struct extDeviceSettings extDeviceSettings

A type to allow use of the external device settings structure.

5.7.3.4 typedef enum extSelect extSelect

A type that allow specification of an external sensor.

5.7.3.5 typedef enum loadStage loadStage

A type that allow specification of a load.

5.7.3.6 typedef struct loadStageNets loadStageNets

A type to allow use of the load stage nets structure.

5.7.3.7 typedef struct loadStageSettings loadStageSettings

A type to allow use of the load stage settings structure.

5.7.3.8 typedef struct xfmrStageNets xfmrStageNets

A type to allow use of the transformer stage nets structure.

5.7.3.9 typedef struct xfmrStageSettings xfmrStageSettings

A type to allow use of the AC stage settings structure.

5.7.4 Enumeration Type Documentation

5.7.4.1 enum extSelect

The possible external sensor selections.

Enumerator

ext1 External sensor 1.

ext2 External sensor 2.

5.7.4.2 enum loadStage

The possible load stage selections.

Enumerator

load1 Load 1.

load2 Load 2.

load3 Load 3.

load4 Load 4.

5.7.5 Function Documentation

```
5.7.5.1 void runAll (void)
```

Enables all IIR filter control law reference inputs.

5.7.5.2 void setupNets (slaveMode mode)

Initialises macro settings and nets. IIR control law coefficients are handled outside of this function.

Warning

```
This MUST be called after DPL_INIT()
This MUST be called after pwmMacroConfig()
```

Parameters

in	mode	Selects the test unit mode to allow correct macro net connection.
----	------	---

5.7.5.3 void stopAll (void)

Disables all circuit sections, zeroes all IIR references and flags each stage as disabled.

5.7.6 Variable Documentation

5.7.6.1 acStageNets acNets

A global instance of the AC nets structure.

5.7.6.2 acStageSettings acSettings

A global instance of the AC settings structure.

5.7.6.3 Uint16 enableAllFlag

Enable-all condition flag that allows status communication between the state machine tasks.

5.7.6.4 extDeviceSettings extSettings

A global instance of the external device settings structure.

5.7.6.5 loadStageNets loadNets[numberOfLoads]

A global array instance of the load nets structure that collects the nets for all 4 loads.

5.7.6.6 loadStageSettings loadSettings[numberOfLoads]

A global array instance of the load settings structure that collects the settings for all 4 loads.

5.7.6.7 Uint16 stopAllFlag

Stop-all condition flag that allows status communication between the state machine tasks.

5.7.6.8 xfmrStageNets xfmrNets

A global instance of the transformer nets structure.


5.7.6.9 xfmrStageSettings xfmrSettings

A global instance of the transformer settings structure.

5.8 Ocp.h File Reference

Over-current protection functions.

This graph shows which files directly or indirectly include this file:



Macros

- #define LOAD1_OCP_TRIP 1
- #define LOAD2_OCP_TRIP 2
- #define LOAD3_OCP_TRIP 4
- #define LOAD4_OCP_TRIP 8
- #define DCMID_OCP_TRIP 16

- #define DCHV_OCP_TRIP 32
- #define AC_OCP_TRIP 64

Functions

- Uint16 setLoadOcpLevel (loadStage load, float32 dcLevel)
- Uint16 getLoadOcpLevel (loadStage load, float32 *dcLevel)
- Uint16 checkLoadOcp (loadStage load)
- Uint16 getLoadOcpState (loadStage load)
- Uint16 clearLoadOcp (loadStage load)
- Uint16 setDcMidOcpLevel (float32 dcLevel)
- Uint16 getDcMidOcpLevel (float32 *dcLevel)
- Uint16 checkDcMidOcp (void)
- Uint16 getDcMidOcpState (void)
- Uint16 clearDcMidOcp (void)
- Uint16 setAcOcpLevel (float32 pkLevel)
- Uint16 getAcOcpLevel (float32 *pkLevel)
- Uint16 tripAcOcp (void)
- Uint16 getAcOcpState (void)
- Uint16 clearAcOcp (void)

5.8.1 Detailed Description

Over-current protection functions. These functions require that the relevant relevant measurement scales be set before use.

5.8.2 Macro Definition Documentation

5.8.2.1 #define AC_OCP_TRIP 64

OCP flag register AC bit.

5.8.2.2 #define DCHV_OCP_TRIP 32

OCP flag register DC HV bit.

5.8.2.3 #define DCMID_OCP_TRIP 16

OCP flag register DC MID bit.

5.8.2.4 #define LOAD1_OCP_TRIP 1

OCP flag register load 1 bit.

5.8.2.5 #define LOAD2_OCP_TRIP 2

OCP flag register load 2 bit.

5.8.2.6 #define LOAD3_OCP_TRIP 4

OCP flag register load 3 bit.

5.8.2.7 #define LOAD4_OCP_TRIP 8

OCP flag register load 4 bit.

5.8.3 Function Documentation

5.8.3.1 Uint16 checkDcMidOcp (void)

Checks the current reading of the DC stage against the DC OCP limit. Raises the DC OCP flag if the reading is above the limit.

Returns

Error status

5.8.3.2 Uint16 checkLoadOcp (loadStage load)

Checks the current reading of the specified load against the load OCP limit. Raises the load OCP flag if the reading is above the limit.

Parameters

in	load	Specifies the load on which the reading is to be tested.
----	------	--

Returns

Error status

5.8.3.3 Uint16 clearAcOcp (void)

Clears the AC stage OCP state.

Returns

Error status.

5.8.3.4 Uint16 clearDcMidOcp (void)

Clears the DC stage OCP state.

Returns

Error status.

5.8.3.5 Uint16 clearLoadOcp (loadStage load)

Clears the OCP state for the specified load.

Parameters

in	load	Specifies the load for which the OCP state is to be cleared.

Returns

Error status.

5.8.3.6 Uint16 getAcOcpLevel (float32 * pkLevel)

Queries the over current protection level for the AC stage.

Parameters

	out	pkLevel	Pointer to location at which to place the query result (amps).
--	-----	---------	--

Returns

Error status.

5.8.3.7 Uint16 getAcOcpState (void)

Queries the state of the AC OCP flag.

Returns

True if OCP flag has been raised.

5.8.3.8 Uint16 getDcMidOcpLevel (float32 * dcLevel)

Queries the over current protection level for the DC stage.

Parameters

г			
	out	dcLevel	Pointer to location at which to place the query result (amps).

Returns

Error status.

5.8.3.9 Uint16 getDcMidOcpState (void)

Queries the state of the DC OCP flag.

Returns

True if OCP flag has been raised.

5.8.3.10 Uint16 getLoadOcpLevel (loadStage load, float32 * dcLevel)

Queries the over current protection level for the specified load.

Parameters

in	load	Specifies the load on which the setting is to be queried.
out	dcLevel	Pointer to location at which to place the query result (amps).

Returns

Error status.

5.8.3.11 Uint16 getLoadOcpState (loadStage load)

Queries the state of the OCP flag for the specified load.

Parameters

in	load	Specifies the load on which to check the flag.
----	------	--

Returns

True if OCP flag has been raised.

5.8.3.12 Uint16 setAcOcpLevel (float32 pkLevel)

Sets the over current protection limit for the AC stage.

Parameters

in	pkLevel	Specifies the peak value to be applied (amps).
	prizoror	opening the poart take to be applied (amps).

Returns

Error status.

5.8.3.13 Uint16 setDcMidOcpLevel (float32 dcLevel)

Sets the over current protection limit for the DC stage.

Parameters

in	dcLevel	Specifies the DC value to be applied (amps).

Returns

Error status.

5.8.3.14 Uint16 setLoadOcpLevel (loadStage load, float32 dcLevel)

< OCP flag register. Bits are set to indicate an OCP condition has been found. Sets the over current protection level for the specified load.

Parameters

j	in	load	Specifies the load the setting is to be applied to.
j	in	dcLevel	Specifies the DC value to be applied (amps).

Returns

Error status.

5.8.3.15 Uint16 tripAcOcp (void)

Trips the AC OCP. This provides an OCP function for the trip zone ISR to call when the AC comparator is triggered.


Returns

Error status

5.9 Opp.h File Reference

Over-power protection functions.

This graph shows which files directly or indirectly include this file:



Macros

- #define LOAD1 OPP TRIP 1
- #define LOAD2_OPP_TRIP 2
- #define LOAD3_OPP_TRIP 4
- #define LOAD4_OPP_TRIP 8
- #define DCMID_OPP_TRIP 16
- #define DCHV_OPP_TRIP 32
- #define AC_OPP_TRIP 64

Functions

- Uint16 checkLoadOpp (loadStage load)
- Uint16 getLoadOppState (loadStage load)
- Uint16 clearLoadOpp (loadStage load)
- Uint16 checkAcOpp (void)
- Uint16 getAcOppState (void)
- Uint16 clearAcOpp (void)

5.9.1 Detailed Description

Over-power protection functions. These functions require that the relevant relevant measurement scales be set before use.

5.9.2 Macro Definition Documentation

5.9.2.1 #define AC_OPP_TRIP 64

OPP flag register AC bit.

5.9.2.2 #define DCHV_OPP_TRIP 32

OPP flag register DC HV bit.

5.9.2.3 #define DCMID_OPP_TRIP 16

OPP flag register DC MID bit.

5.9.2.4 #define LOAD1_OPP_TRIP 1

OPP flag register load 1 bit.

5.9.2.5 #define LOAD2_OPP_TRIP 2

OPP flag register load 2 bit.

5.9.2.6 #define LOAD3_OPP_TRIP 4

OPP flag register load 3 bit.

5.9.2.7 #define LOAD4_OPP_TRIP 8

OPP flag register load 4 bit.

5.9.3 Function Documentation

5.9.3.1 Uint16 checkAcOpp (void)

Checks the current reading of the AC stage against the AC OPP limit. Raises the AC OPP flag if the reading is above the limit.

Returns

Error status

5.9.3.2 Uint16 checkLoadOpp (loadStage load)

< OPP flag register. Bits are set to indicate an OPP condition has been found. Checks the power reading of the specified load against the load OPP limit. Raises the load OPP flag if the reading is above the limit.

Parameters

1			
۱	in	load	Specifies the load on which the reading is to be tested.
- 1	T11	1044	opcomes the load on which the reading is to be tested.

Returns

Error status

5.9.3.3 Uint16 clearAcOpp (void)

Clears the AC stage OPP state.

Returns

Error status.

5.9.3.4 Uint16 clearLoadOpp (loadStage load)

Clears the OPP state for the specified load.

Parameters

in	load	Specifies the load for which the OPP state is to be cleared.
----	------	--

Returns

Error status.

5.9.3.5 Uint16 getAcOppState (void)

Queries the state of the AC OPP flag.

Returns

True if OPP flag has been raised.

5.9.3.6 Uint16 getLoadOppState (loadStage load)

Queries the state of the OPP flag for the specified load.

Parameters

in	load	Specifies the load on which to check the flag.
----	------	--


Returns

True if OPP flag has been raised.

5.10 Otp.h File Reference

Over-temperature protection functions.

This graph shows which files directly or indirectly include this file:



Macros

- #define LOAD1 OTP TRIP 1
- #define LOAD2_OTP_TRIP 2
- #define LOAD3 OTP TRIP 4
- #define LOAD4_OTP_TRIP 8
- #define DC_OTP_TRIP 16
- #define RSRVD_OTP_TRIP 32
- #define AC OTP TRIP 64
- #define EXT1 OTP TRIP 128
- #define EXT2_OTP_TRIP 256

Functions

- Uint16 setLoadOtp (loadStage load, float32 level)
- Uint16 getLoadOtp (loadStage load, float32 *level)
- Uint16 checkLoadOtp (loadStage load)
- Uint16 getLoadOtpState (loadStage load)
- Uint16 clearLoadOtp (loadStage load)
- Uint16 setDcOtp (float32 level)
- Uint16 getDcOtp (float32 *level)
- Uint16 checkDcOtp (void)
- Uint16 getDcOtpState (void)
- Uint16 clearDcOtp (void)
- Uint16 setAcOtp (float32 level)
- Uint16 getAcOtp (float32 *level)
- Uint16 checkAcOtp (void)
- Uint16 getAcOtpState (void)
- Uint16 clearAcOtp (void)
- Uint16 setExtOtp (extSelect ext, float32 level)
- Uint16 getExtOtp (extSelect ext, float32 *level)
- Uint16 checkExtOtp (extSelect ext)
- Uint16 getExtOtpState (extSelect ext)
- Uint16 clearExtOtp (extSelect ext)

5.10.1 Detailed Description

Over-temperature protection functions.

5.10.2 Macro Definition Documentation

5.10.2.1 #define AC_OTP_TRIP 64

OTP flag register AC bit.

5.10.2.2 #define DC_OTP_TRIP 16

OTP flag register DC bit.

5.10.2.3 #define EXT1_OTP_TRIP 128

OTP flag register external 1 bit.

5.10.2.4 #define EXT2_OTP_TRIP 256

OTP flag register external 2 bit.

5.10.2.5 #define LOAD1_OTP_TRIP 1

OTP flag register load 1 bit.

5.10.2.6 #define LOAD2_OTP_TRIP 2

OTP flag register load 2 bit.

5.10.2.7 #define LOAD3_OTP_TRIP 4

OTP flag register load 3 bit.

5.10.2.8 #define LOAD4_OTP_TRIP 8

OTP flag register load 4 bit.

5.10.2.9 #define RSRVD_OTP_TRIP 32

Reserved bit.

5.10.3 Function Documentation

5.10.3.1 Uint16 checkAcOtp (void)

Checks the temperature reading of the AC stage against the AC OTP limit. Raises the AC OTP flag if the reading is above the limit.

Returns

Error status

5.10.3.2 Uint16 checkDcOtp (void)

Checks the temperature reading of the DC stage against the DC OTP limit. Raises the DC OTP flag if the reading is above the limit.

Returns

Error status

5.10.3.3 Uint16 checkExtOtp (extSelect ext)

Checks the temperature reading of the specified external sensor against the sensor OTP limit. Raises the load OTP flag if the reading is above the limit.

Parameters

_			
	in	ext	Specifies the sensor on which the setting is to be queried.

Returns

Error status

5.10.3.4 Uint16 checkLoadOtp (loadStage load)

Checks the temperature reading of the specified load against the load OTP limit. Raises the load OTP flag if the reading is above the limit.

Parameters

in	load	Specifies the load on which the reading is to be tested.
----	------	--

Returns

Error status

5.10.3.5 Uint16 clearAcOtp (void)

Clears the AC stage OTP state.

Returns

Error status.

5.10.3.6 Uint16 clearDcOtp (void)

Clears the DC stage OTP state.

Returns

Error status.

5.10.3.7 Uint16 clearExtOtp (extSelect ext)

Clears the OTP state for the specified external sensor.

Parameters

in	ext	Specifies the external sensor for which the OTP state is to be cleared.]
----	-----	---	---

Returns

Error status.

5.10.3.8 Uint16 clearLoadOtp (loadStage load)

Clears the OTP state for the specified load.

Parameters

in	load	Specifies the load for which the OTP state is to be cleared.
----	------	--

Returns

Error status.

5.10.3.9 Uint16 getAcOtp (float32 * level)

Queries the over temperature protection level for the AC stage.

Parameters

out	level	Pointer to location at which to place the query result ($^{\circ}$ C).
-----	-------	---

Returns

Error status.

5.10.3.10 Uint16 getAcOtpState (void)

Queries the state of the AC OTP flag.

Returns

True if OTP flag has been raised.

5.10.3.11 Uint16 getDcOtp (float32 * level)

Queries the over current protection level for the DC stage.

Parameters

ı	out	level	Pointer to location at which to place the guery result ($^{\circ}$ C).

Returns

Error status.

5.10.3.12 Uint16 getDcOtpState (void)

Queries the state of the DC OTP flag.

Returns

True if OTP flag has been raised.

5.10.3.13 Uint16 getExtOtp (extSelect ext, float32 * level)

Queries the over temperature protection level for the specified external sensor.

Parameters

in	ext	Specifies the external sensor on which the setting is to be queried.
out	level	Pointer to location at which to place the query result ($^{\circ}$ C).

Returns

Error status.

5.10.3.14 Uint16 getExtOtpState (extSelect ext)

Queries the state of the OTP flag for the specified external sensor.

Parameters

in	ext	Specifies the sensor on which to check the flag.
----	-----	--

Returns

True if OTP flag has been raised.

5.10.3.15 Uint16 getLoadOtp (loadStage load, float32 * level)

Queries the over temperature protection level for the specified load.

Parameters

	in	load	Specifies the load on which the setting is to be queried.
Ī	out	level	Pointer to location at which to place the query result (° C).

Returns

Error status.

5.10.3.16 Uint16 getLoadOtpState (loadStage load)

Queries the state of the OTP flag for the specified load.

Parameters

in	load	Specifies the load on which to check the flag.

Returns

True if OTP flag has been raised.

5.10.3.17 Uint16 setAcOtp (float32 level)

Sets the over current protection limit for the AC stage.

Parameters

in	level	Specifies the value to be applied ($^{\circ}$ C).

Returns

Error status.

5.10.3.18 Uint16 setDcOtp (float32 level)

Sets the over temperature protection limit for the DC stage.

Parameters

in	level	Specifies the value to be applied (° C).
----	-------	---

Returns

Error status.

5.10.3.19 Uint16 setExtOtp (extSelect ext, float32 level)

Sets the over temperature protection level for the specified external sensor.

Parameters

in	ext	Specifies the sensor the setting is to be applied to.
in	level	Specifies the value to be applied ($^{\circ}$ C).

Returns

Error status.

5.10.3.20 Uint16 setLoadOtp (loadStage load, float32 level)

< OTP flag register. Bits are set to indicate an OTP condition has been found. Sets the over temperature protection level for the specified load.

Parameters

in	load	Specifies the load the setting is to be applied to.
----	------	---

in	level	Specifies the value to be applied (° C).
----	-------	---


Returns

Error status.

5.11 Ovp.h File Reference

Over-voltage protection functions.

This graph shows which files directly or indirectly include this file:



Macros

- #define LOAD1_OVP_TRIP 1
- #define LOAD2_OVP_TRIP 2
- #define LOAD3_OVP_TRIP 4
- #define LOAD4 OVP TRIP 8
- #define DCMID_OVP_TRIP 16
- #define DCHV OVP TRIP 32
- #define AC_OVP_TRIP 64

Functions

- Uint16 checkLoadOvp (loadStage load)
- Uint16 getLoadOvpState (loadStage load)
- Uint16 clearLoadOvp (loadStage load)
- Uint16 tripDcMidOvp (void)
- Uint16 getDcMidOvpState (void)
- Uint16 clearDcMidOvp (void)
- Uint16 setDcHvOvpLevel (float32 dcLevel)
- Uint16 getDcHvOvpLevel (float32 *dcLevel)
- Uint16 checkDcHvOvp (void)
- Uint16 getDcHvOvpState (void)
- Uint16 clearDcHvOvp (void)
- Uint16 setAcOvpLevel (float32 pkLevel)
- Uint16 getAcOvpLevel (float32 *pkLevel)
- Uint16 checkAcOvp (void)
- Uint16 getAcOvpState (void)
- Uint16 clearAcOvp (void)

5.11.1 Detailed Description

Over-voltage protection functions. These functions require that the relevant relevant measurement scales be set before use.

5.11.2 Macro Definition Documentation

5.11.2.1 #define AC_OVP_TRIP 64

OVP flag register AC bit.

5.11.2.2 #define DCHV_OVP_TRIP 32

OVP flag register DC HV bit.

5.11.2.3 #define DCMID_OVP_TRIP 16

OVP flag register DC MID bit.

5.11.2.4 #define LOAD1_OVP_TRIP 1

OVP flag register load 1 bit.

5.11.2.5 #define LOAD2_OVP_TRIP 2

OVP flag register load 2 bit.

5.11.2.6 #define LOAD3_OVP_TRIP 4

OVP flag register load 3 bit.

5.11.2.7 #define LOAD4_OVP_TRIP 8

OVP flag register load 4 bit.

5.11.3 Function Documentation

5.11.3.1 Uint16 checkAcOvp (void)

Checks the voltage reading of the AC stage against the AC OVP limit. Raises the AC OVP flag if the reading is above the limit.

Returns

Error status

5.11.3.2 Uint16 checkDcHvOvp (void)

Checks the voltage reading of the DC HV stage against the DC HV OVP limit. Raises the DC HV OVP flag if the reading is above the limit.

Returns

Error status

5.11.3.3 Uin-1i69SQ0 g 0 G.7(hec)15(kLoadOvp0 g 0 (.25 .9663 Tf 70.866121.151[(File)-loadSta)10(g(Uin(e.25 .91183 Tf 70.86644.894[(File)-load.25 .9663 Tf 70.866121.151]). Error status

Error status

Error status

Error status

Error status

Parameters

out	pkLevel	Pointer to location at which to place the query result (volts).

Returns

Error status.

5.11.3.9 Uint16 getAcOvpState (void)

Queries the state of the AC OVP flag.

Returns

True if OVP flag has been raised.

5.11.3.10 Uint16 getDcHvOvpLevel (float32 *)dcLevel

Parameters Queries thevoagtheven theAC sgeus.

Pointer to location at which to place the query result (volts).

dcLevel

out

in	load	Specifies the load on which to check the flag.
----	------	--

5.12 Pwm.h File Reference 71


Returns

Error status

5.12 Pwm.h File Reference

PWM and related functions.

This graph shows which files directly or indirectly include this file:



Macros

- #define PWM_1_PRD 600
- #define PWM_2_PRD 600
- #define PWM_3_PRD 462

Functions

- void initPwm (void)
- interrupt void DPL_ISR (void)

Variables

- volatile int32 * PWMDRV_2ch_UpCnt_Duty1A
- volatile int32 * PWMDRV_2ch_UpCnt_Duty1B
- volatile int32 * PWMDRV_2ch_UpCnt_Duty2A
- volatile int32 * PWMDRV_2ch_UpCnt_Duty2B
- volatile int32 * PWMDRV_2ch_UpCnt_Duty3A
- volatile int32 * PWMDRV_2ch_UpCnt_Duty3B

5.12.1 Detailed Description

PWM and related functions.

5.12.2 Macro Definition Documentation

5.12.2.1 #define PWM_1_PRD 600

Defines the period setting for PWM1. 60MHz / 600 = 100kHz.

5.12.2.2 #define PWM_2_PRD 600

Defines the period setting for PWM1. 60MHz / 600 = 100kHz.

5.12.2.3 #define PWM_3_PRD 462

Defines the period setting for PWM1. 60MHz / 462 \sim 130kHz.

5.12.3 Function Documentation

5.12.3.1 interrupt void DPL_ISR (void)

Digital power control loop interrupt service routine Located in the assembly file BurnInUnit ISR.asm

5.12.3.2 void initPwm (void)

Initialises PWM macros, SOCs and ISR (DPL trigger).

5.12.4 Variable Documentation

5.12.4.1 volatile int32* PWMDRV_2ch_UpCnt_Duty1A

Channel 0 PWM terminal pointer.

5.12.4.2 volatile int32* PWMDRV_2ch_UpCnt_Duty1B

Channel 1 PWM terminal pointers.

5.12.4.3 volatile int32* PWMDRV_2ch_UpCnt_Duty2A

Channel 2 PWM terminal pointer.

5.12.4.4 volatile int32* PWMDRV_2ch_UpCnt_Duty2B

Channel 3 PWM terminal pointer.

5.12.4.5 volatile int32* PWMDRV_2ch_UpCnt_Duty3A

Interboost PWM terminal pointer.

 $5.12.4.6 \quad \text{volatile int} 32* \text{PWMDRV}_2\text{ch}_\text{UpCnt}_\text{Duty} 3B$


AC stage PWM terminal pointer.

5.13 Sci.h File Reference

Serial communications interface functions.

5.13 Sci.h File Reference 73

This graph shows which files directly or indirectly include this file:



Macros

- #define SCIBAUD_MIN 29
- #define SCIFFRX_INT_LVL 1
- #define SCIFFTX_INT_LVL 0
- #define SCIFFTX_FILL_LVL 4

Functions

- Uint16 scilnit (Uint32 baud)
- void sciTx (void)

5.13.1 Detailed Description

Serial communications interface functions.

On the TI C2000 LaunchPad XL:

Function	GPIO	PCB Pin
SCI_RX	GPIO28	J1-3
SCI_TX	GPIO29	J1-4

Warning

On the TI C2000 LaunchPad XL the switch 4 (S4) should be in the OFF position to communicate with devices other than the on-board USB controller.

5.13.2 Macro Definition Documentation

5.13.2.1 #define SCIBAUD MIN 29

Minimum allowable value of SCI Baud.

5.13.2.2 #define SCIFFRX_INT_LVL 1

Interrupt level for receiving FIFO.

5.13.2.3 #define SCIFFTX_FILL_LVL 4

Fill level for transmission FIFO.

5.13.2.4 #define SCIFFTX_INT_LVL 0

Interrupt level for transmission FIFO.

5.13.3 Function Documentation

5.13.3.1 Uint16 scilnit (Uint32 baud)

Initialises the SCI(A) peripheral and relevant interrupts.

Parameters

in	baud	The baud rate that the SCI should use minimum value is set by SCIBAUD_M-
		IN.

Returns

Error status.

Warning

This function will clear any values already in the SCI peripheral registers.


This function MUST be called before any other SCI function.

5.13.3.2 void sciTx (void)

Transmits whatever data is on the SCPI output queue if SCI has been selected as the external communications type.

5.14 SCPI_specificCmds.h File Reference

This graph shows which files directly or indirectly include this file:



5.14.1 Detailed Description

This file includes the functions for registering the application specific commands and the related callback functions

These commands and their associated callback functions can be edited to suit the application in use, though they should follow the guidelines and conventions laid out in IEEE 488.2-1992 and SCPI-1999

Please follow the information in the parser documentation and the file SCPI_specificCmds.c on how to add or change message headers, commands and parameters

To register a new command device specific tree node, add a registerChild() call to the function registerSpecific-Commands() with the form "err += registerChild(CHILD_LONG_NAME, PARENT_SHORT_NAME, BOOL_IS_HE-ADER_ONLY, BOOL_IS_QUERY, CALLBACK_HANDLE);", where:

- CHILD LONG NAME is the long form of the name of the child node to be registered.
- PARENT_SHORT_NAME is the short form of the name of the parent of the child node to be registered. This must be an already existing node.
- BOOL_IS_HEADER_ONLY is a boolean value that indicates if the node being registered is a header only (i.e. is not a command) or not.
- · BOOL_IS_QUERY is a boolean value that indicates if the node being registered my be queried or not.
- CALLBACK_HANDLE is a pointer to the function to be associated with this child if it is a command, or NULL
 if it is a header only.

For further information on the operation of registerChild() please see the function description.

All string literals MUST be in upper case and enclosed in quotation marks.


Node long and short names must conform to the standard as outlined by SCPI-99 in 6.2.1

All tree nodes are children of at least "ROOT". Changes to the number of node registered should be reflected by the user in the number defined for TREE_CHILD_LIMIT in scpi.h

5.15 Settings.h File Reference

Major build definitions and settings for the project.

This graph shows which files directly or indirectly include this file:



Macros

- #define INCR BUILD 2
- #define DEBUG

- #define DUAL_CNTL_AC
- #define VMID_R1 540.0
- #define VMID_R2 4.3
- #define VAC_R1 540.0
- #define VAC R2 4.3
- #define NUM CHNLS 6
- #define LOAD IDCLVL MAX 35
- #define LOAD_VDCLVL_FIX 60
- #define LOAD_PWRLVL_FIX 200
- #define DCMID VDCLVL FIX 400
- #define AC IRMSLVL MAX 10
- #define AC VRMSLVL MAX 250
- #define AC_PWRLVL_FIX 800
- #define XFMR PWMF FIX 130
- #define SQRT_2 1.41429
- #define RECP SQRT 2 0.70711
- #define VSSA 0I
- #define VDDA 3300I
- #define uSec100 6000
- #define CHANNEL_OOB 0x10
- #define VALUE OOB 0x11
- #define OCP_TRIP 0x12
- #define OVP TRIP 0x13
- #define OPP_TRIP 0x14
- #define OTP TRIP 0x15
- #define I2C_READ_WRONG_MSG 0x20
- #define I2C WRITE WRONG MSG 0x21
- #define I2C_STP_NOT_READY 0x22
- #define I2C_BUS_BUSY 0x23
- #define I2C_INVALID_ISRC 0x24

5.15.1 Detailed Description

Major build definitions and settings for the project.

Warning

This file is included and referenced by ISR.asm, main() and mnConnectNets(). When changes are made to this file please use rebuild all.

5.15.2 Macro Definition Documentation

5.15.2.1 #define AC_IRMSLVL_MAX 10

The maximum allowable value, in amps (RMS), for the AC current level.

5.15.2.2 #define AC_PWRLVL_FIX 800

The fixed value, in watts, for the AC OPP level.

5.15.2.3 #define AC_VRMSLVL_MAX 250

The maximum allowable value, in volts (RMS), for the AC voltage level.

5.15.2.4 #define CHANNEL_OOB 0x10

Channel out of bounds error code.

5.15.2.5 #define DCMID_VDCLVL_FIX 400

The fixed maximum value, in volts, for the DC mid voltage level.

5.15.2.6 #define DEBUG

Includes and makes functions and variables public that are used only for debugging purposes.

5.15.2.7 #define DUAL_CNTL_AC

Uses the dual CNTL AC control instead of single VCtrl. Cannot be used if PID is still in use.

5.15.2.8 #define I2C_BUS_BUSY 0x23

I2C bus already busy error code.

5.15.2.9 #define I2C_INVALID_ISRC 0x24

Invalid I2C interrupt source error code.

5.15.2.10 #define I2C_READ_WRONG_MSG 0x20

Incorrect type I2C message read error code.

5.15.2.11 #define I2C_STP_NOT_READY 0x22

I2C stop bit was not yet received error code.

5.15.2.12 #define I2C_WRITE_WRONG_MSG 0x21

Incorrect type I2C write message error code.

5.15.2.13 #define INCR_BUILD 2

Alters the digital power control loop between closed or open. Open-Loop: 1. Closed-loop: 2.

5.15.2.14 #define LOAD_IDCLVL_MAX 35

The maximum allowable value, in amps, for the load current levels.

5.15.2.15 #define LOAD_PWRLVL_FIX 200

The fixed maximum value, in watts, for the load power levels.

5.15.2.16 #define LOAD_VDCLVL_FIX 60

The fixed maximum value, in volts, for the load voltage levels.

5.15.2.17 #define NUM_CHNLS 6

Total number of IIR filter control law macros used (doesn't include VMID semi-channel).

5.15.2.18 #define OCP_TRIP 0x12

Over-current protection trip error code.

5.15.2.19 #define OPP_TRIP 0x14

Over-power protection trip error code.

5.15.2.20 #define OTP_TRIP 0x15

Over-temperature protection trip error code.

5.15.2.21 #define OVP_TRIP 0x13

Over-voltage protection trip error code.

5.15.2.22 #define RECP_SQRT_2 0.70711

1/sqrt(2) constant used for RMS calculations.

5.15.2.23 #define SQRT_2 1.41429

Sqrt(2) constant used for RMS calculations.

5.15.2.24 #define uSec100 6000

100us - System define.

5.15.2.25 #define VAC_R1 540.0

Scaling voltage divider R1 resistor value for VAC ADC.

5.15.2.26 #define VAC_R2 4.3

Scaling voltage divider R2 resistor value for VAC ADC.

5.15.2.27 #define VALUE_OOB 0x11

Value out of bounds error code.

5.15.2.28 #define VDDA 3300I

System VMAXREF (millivolts).

5.15.2.29 #define VMID_R1 540.0

Scaling voltage divider R1 resistor value for VMID ADC.

5.15.2.30 #define VMID_R2 4.3

Scaling voltage divider R2 resistor value for VMID ADC.

5.15.2.31 #define VSSA 0I

System VLOWREF (millivolts).


5.15.2.32 #define XFMR_PWMF_FIX 130

The fixed frequency (kHz) setting for the transformer PWM (at 50% duty).

5.16 SineGen.h File Reference

Signal generator functions.

This graph shows which files directly or indirectly include this file:



Macros

- #define SIN_DFLT_RCTFY TRUE
- #define SIN DFLT OFST 0
- #define SIN_DFLT_PHSE 0
- #define SIN_DFLT_GAIN 0.9
- #define SIN_DFLT_F 50.0
- #define SIN_DFLT_F_MAX 1000u
- #define SIN_CHANNEL AC_STAGE
- #define SIN_F_SPL 8250u

Functions

- void initSine (Uint16 enablePhaseOut)
- void updateSineGain (void)
- void updateSineSignal (void)
- Uint16 setSineState (Uint16 state)
- Uint16 getSineState (Uint16 *state)
- Uint16 setSineGainTarget (float32 target)
- Uint16 getSineGainTarget (float32 *target)

Variables

volatile int32 * SGENTI 1ch VOut

5.16.1 Detailed Description

Signal generator functions. sglnit() must be called before any other signal generator functions are used. Note that the frequency resolution is determined by the maximum frequency and the step max. For further details, see the signal generator library documentation (Texas Instruments Signal Generator Library Module user's Guide).

Warning

This file is included by the file ISR.asm.

5.16.2 Macro Definition Documentation

5.16.2.1 #define SIN_CHANNEL AC_STAGE

Defines which channel enable controls the generator output.

```
5.16.2.2 #define SIN_DFLT_F 50.0
```

Initial frequency setting (hertz).

5.16.2.3 #define SIN_DFLT_F_MAX 1000u

Initial maximum frequency setting (hertz).

5.16.2.4 #define SIN_DFLT_GAIN 0.9

Initial gain setting [0.0, 1.0].

5.16.2.5 #define SIN_DFLT_OFST 0

Initial offset setting [-0.5, +0.5], IQ15.

5.16.2.6 #define SIN_DFLT_PHSE 0

Initial initial phase setting [0, 360), IQ16.

5.16.2.7 #define SIN_DFLT_RCTFY TRUE

Initial rectification setting [TRUE | FALSE).

5.16.2.8 #define SIN_F_SPL 8250u

Signal sampling frequency, i.e. the frequency that sgen.calc() is called at. This is dependent on ISR frequency, currently 1/4 of f_ISR, full ISR speed is 33,000Hz.

5.16.3 Function Documentation

5.16.3.1 Uint16 getSineGainTarget (float32 * target)

Queries the current target gain setting.

Parameters

out	target	Address of the memory location at which to place the query result.
-----	--------	--

Returns

Error status.

5.16.3.2 Uint16 getSineState (Uint16 * state)

Queries the current state of the generator output.

Parameters

out	state	Address of the memory location at which to place the query result {1:ON
		0:OFF}.

Returns

Error status.

5.16.3.3 void initSine (Uint16 enablePhaseOut)

Sets the initial generator values and disables the output. This function MUST be called before any other signal generator function.

Parameters

in	enablePhaseOut	Determines if the AC phase signal is enabled as an output or disabled and
		switched to an input.

5.16.3.4 Uint16 setSineGainTarget (float32 target)

Sets the target gain of the signal.

Parameters

in	target	Gain target value [0.0, 1.0).

Returns

Error status.

5.16.3.5 Uint16 setSineState (Uint16 state)

Enables or disables the output of the generator onto the connected net

Parameters

in	state	Output enable state {1:ON 0:OFF}.
----	-------	-------------------------------------

Returns

Error status.

5.16.3.6 void updateSineGain (void)

Updates the gain value to create a slow-start ramp. This should be called at the same time and similarly to the DC slew update.

5.16.3.7 void updateSineSignal (void)

Generates the next signal data point and loads it onto the VOut terminal. If the point is positive the sign terminal is set, otherwise it is cleared. If rectify is enabled, the VOut value produced will be an absolute value. This is called by the DP_LIB asm ISR.

5.16.4 Variable Documentation


5.16.4.1 volatile int32* SGENTI_1ch_VOut

Voltage output terminal.

5.17 SlewControl.h File Reference

Slew control functions.

This graph shows which files directly or indirectly include this file:



Functions

- void updateLoadSlew (void)
- Uint16 setLoadSlewTarget (loadStage load, float32 trgt)
- Uint16 setLoadSlewStep (loadStage load, float32 stp)
- Uint16 setLoadState (loadStage load, Uint16 stt)
- Uint16 scSetLoadStateAll (Uint16 stt)
- Uint16 getLoadSlewTarget (loadStage load, float32 *trgtDest)
- Uint16 getLoadSlewStep (loadStage load, float32 *stpDest)
- Uint16 getLoadState (loadStage load, Uint16 *sttDest)

5.17.1 Detailed Description

Slew control functions.

5.17.2 Function Documentation

5.17.2.1 Uint16 getLoadSlewStep (loadStage load, float32 * stpDest)

Queries the current slew step size of the specified channel.

Parameters

in	load	Specifies the load the setting is to be read from.
out	stpDest	Address of the memory location at which to place the query result (amps or
		volts).

Returns

Error status.

5.17.2.2 Uint16 getLoadSlewTarget (loadStage load, float32 * trgtDest)

Queries the current slew target setting for the specified channel.

Parameters

in	load	Specifies the load the setting is to be read from.
out	trgtDest	Address of the memory location at which to place the query result (amps or
		volts).

Returns

Error status.

5.17.2.3 Uint16 getLoadState (loadStage load, Uint16 * sttDest)

Queries the current reference net enable state for the specified channel.

Parameters

in	load	Specifies the load the setting is to be read from.
out	sttDest	Address of the memory location at which to place the query result (0:OFF
		non-zero:ON).

Returns

Error status.

5.17.2.4 Uint16 scSetLoadStateAll (Uint16 stt)

Sets all channels' reference net enable state.

Parameters

in	stt	Specifies the refernce net state to be applied (0:OFF non-zero:ON).

Returns

Error status.

5.17.2.5 Uint16 setLoadSlewStep (loadStage load, float32 stp)

Sets the slew step size for the specified load.

Parameters

in	load	Specifies the load the setting is to be applied to.
in	stp	Specifies the value of the slew step size to be applied (amps or volts).

Returns

Error status.

5.17.2.6 Uint16 setLoadSlewTarget (loadStage load, float32 trgt)

Sets the slew target for the specified load.

Parameters

in	load	Specifies the load the setting is to be applied to.
in	trgt	Specifies the value of the slew target to be applied (amps or volts).

Returns

Error status.

5.17.2.7 Uint16 setLoadState (loadStage load, Uint16 stt)

Sets the reference net enable state for the specified load.

Parameters

in	load	Specifies the load the setting is to be applied to.
in	stt	Specifies the reference net state to be applied (0:OFF non-zero:ON).

Returns

Error Status.


5.17.2.8 void updateLoadSlew (void)

Advances the slew ramps for all loads.

5.18 Spi.h File Reference

Serial peripheral interface communications functions.

This graph shows which files directly or indirectly include this file:



Macros

- #define SPI_DFLT_BAUD 0x3D090
- #define SPI_DFLT_CPOL 0x00
- #define SPI_DFLT_CPHA 0x01
- #define SPI_FFRX_INTLVL 0x01
- #define SPI FFTX INTLVL 0x00
- #define SPI_FFTX_FILLVL 0x04

Typedefs

- typedef enum spiMode spiMode
- typedef enum spiLpbk spiLpbk
- typedef enum transPol transPol
- typedef enum spiCPha spiCPha

Enumerations

- enum spiMode
- enum spiLpbk
- enum transPol
- enum spiCPha

Functions

- Uint16 spilnit (spiMode mode, Uint32 baud, spiLpbk loopback, transPol cPol, spiCPha cPha)
- void spiTx (void)

5.18.1 Detailed Description

Serial peripheral interface communications functions.

Warning

The following bridge tracks should be cut on the TI C2000 LaunchPad XL PCB before SPI (or I2C) may be

Bridge to Cut	GPIO	PCB Pin
JP5	GPIO32	J2-6
JP7	GPIO33	J2-7
JP8	GPIO16	J6-7
JP10	GPIO17	J6-8

This should result in the following functionality:

Function	GPIO	PCB Pin
I2C_SDAA	GPIO32	J6-7
I2C_SCLA	GPIO33	J6-8
SPI_MOSI	GPIO16	J2-6
SPI_MISO	GPIO17	J2-7
SPI_CLK	GPIO18	J1-18
SPI_STE	GPIO19	J2-1

5.18.2 Macro Definition Documentation

5.18.2.1 #define SPI_DFLT_BAUD 0x3D090

SPI default baud rate.

5.18.2.2 #define SPI_DFLT_CPHA 0x01

SPI default clock phase. 0 = Without delay, 1 = with delay.

5.18.2.3 #define SPI_DFLT_CPOL 0x00

SPI default clock polarity. 0 = Rising edge, 1 = falling edge.

5.18.2.4 #define SPI_FFRX_INTLVL 0x01

SPI Rx FIFO interrupt level.

5.18.2.5 #define SPI_FFTX_FILLVL 0x04

SPI Tx FIFO fill level.

5.18.2.6 #define SPI_FFTX_INTLVL 0x00

SPI Tx FIFO interrupt level.

5.18.3 Typedef Documentation

5.18.3.1 typedef enum spiCPha spiCPha

A type to allow specification of the SPI clock phase setting.

5.18.3.2 typedef enum spiLpbk spiLpbk

A type to allows specification of the SPI loop-back setting.

5.18.3.3 typedef enum spiMode spiMode

A type to allow specification of the SPI mode.

5.18.3.4 typedef enum transPol transPol

A type to allow specification of the edge transition polarity setting.

5.18.4 Enumeration Type Documentation

5.18.4.1 enum spiCPha

The possible SPI clock phase settings.

5.18.4.2 enum spiLpbk

The possible SPI loop-back settings.

5.18.4.3 enum spiMode

The possible SPI Modes.

5.18.4.4 enum transPol

The possible edge transition polarity settings.

5.18.5 Function Documentation

5.18.5.1 Uint16 spilnit (spiMode mode, Uint32 baud, spiLpbk loopback, transPol cPol, spiCPha cPha)

Initialises the SPI-A peripheral and relevant interrupts

Parameters

in	mode	Specifies if the device is in slave or master mode, values are master or slave.
in	baud	Specifies the baud rate to be used minimum value is 117,187, maximum is
		3,750,000
in	loopback	Specifies if the SPI module should be run in loop-back mode, values are enable
		or disable.
in	cPol	Specifies the clock polarity, values are risingEdge or fallingEdge.
in	cPha	Specifies the clock phase, values are withDelay or withoutDelay.

Returns

Error status.

Warning

This function will clear any values already in the SPI peripheral registers. This function MUST be called before any other public SPI function.


5.18.5.2 void spiTx (void)

Transmits whatever data is on the SCPI output queue if SPI has been selected as the external communications type.

5.19 StateMachine.h File Reference

State machine functions.

This graph shows which files directly or indirectly include this file:



Functions

void initStateMachine (void)

Variables

void(* Alpha_State_Ptr)(void)

5.19.1 Detailed Description

State machine functions.

5.19.2 Function Documentation

5.19.2.1 void initStateMachine (void)

Sets up the state machine (including timers) ready for use.

5.19.3 Variable Documentation


5.19.3.1 void(* Alpha_State_Ptr)(void)

Runs the next iteration of the state machine. Should be called from the main super-loop.

5.20 Timers.h File Reference

Real and virtual timer functions.

This graph shows which files directly or indirectly include this file:



Functions

void timersSetupReal (void)

5.20.1 Detailed Description

Real and virtual timer functions. These functions should be run as part of the state machine setup.

See Also

StateMachine.h

5.20.2 Function Documentation

5.20.2.1 void timersSetupReal (void)

Sets up the real timers that run the state machine This should be called as part of the state machine initialisation.


See Also

smInit()

5.21 Tmp.h File Reference

Temperature sensor functions.

This graph shows which files directly or indirectly include this file:



Macros

- #define ADC SW3A STATE 0x00
- #define ADC_SW3B_STATE 0x00
- #define ADC_I2C_BASE_ADDR 0x48
- #define ADC I2C ADDR (ADC I2C BASE ADDR | ADC SW3A STATE) | (ADC SW3B STATE << 1)
- #define ADC NUM CHNL 0x08
- #define ADC VREF 5.0
- #define ADC STPS 256
- #define TMP_V0C_OFST 0.4
- #define TMP_SCL_OFST TMP_V0C_OFST * ADC_STPS / ADC_VREF
- #define TMP_E_T_COLD 1.5

Functions

- Uint16 initTemperature (void)
- Uint16 readTemperature (Uint16 chnl, float32 *tmpDest)

5.21.1 Detailed Description

Temperature sensor functions. The temperature sensor (MCP9701) output is read via an external ADC (ADS7830) that is connected to the I2C bus at address 10010xx where 'xx' is dependent upon the state of switch 3 (SW3) on the Ctrl PCB, which the user should record in the macros ADC_SW3A_STATE and ADC_SW3B_STATE.

All temperatures are in degrees Celsius.

Warning

Before any temperature functions can be used the I2C peripheral MUST be initialised, using i2cInit(), and initTemperature() must be run - initTemperature() will require the interrupts to be enabled globally.

See Also

i2cInit()

ADS7830 Ch #	Signal	Chnl selector	ADC Sel Code
CH0	TEMP1	load1 (0)	0
CH1	TEMP2	load2 (1)	4
CH2	TEMP3	load3 (2)	1
CH3	TEMP4	load4 (3)	5
CH4	TEMP5	XFMR_STAGE (4)	2
CH5	TEMP6	AC_STAGE (5)	6
CH6	TEMP_EXT1	EXT_1 (6)	3
CH7	TEMP_EXT2	EXT_2 (7)	7

5.21.2 Macro Definition Documentation

 $5.21.2.1 \quad \text{\#define ADC_I2C_ADDR (ADC_I2C_BASE_ADDR | ADC_SW3A_STATE) | (ADC_SW3B_STATE <<1)}$

ADS7830 ADC complete I2C address.

5.21.2.2 #define ADC_I2C_BASE_ADDR 0x48

ADS7830 ADC base I2C address.

5.21.2.3 #define ADC_NUM_CHNL 0x08

ADS7830 ADC number of temperature channels.

5.21.2.4 #define ADC_STPS 256

ADS7830 ADC number of steps.

5.21.2.5 #define ADC_SW3A_STATE 0x00

The state of switch 3a; ON = 0x01, OFF = 0x00.

5.21.2.6 #define ADC_SW3B_STATE 0x00

The state of switch 3b; ON = 0x01, OFF = 0x00.

5.21.2.7 #define ADC_VREF 5.0

ADS7830 ADC reference voltage (volts).

5.21.2.8 #define TMP_E_T_COLD 1.5

MCP9701 Error at lowest operating temperature (° C), calculated as shown in Microchip AN1001.

 $5.21.2.9 \quad \hbox{\#define TMP_SCL_OFST TMP_VOC_OFST} * ADC_STPS / ADC_VREF$

Scaled temperature offset.

5.21.2.10 #define TMP_V0C_OFST 0.4

MCP9701 Temperature sensor $V_{0^{\circ}C}$ (volts).

5.21.3 Function Documentation

5.21.3.1 Uint16 initTemperature (void)

Initialises the system for temperature readings. The I2C peripheral must be initialised before this function is used

See Also

i2cInit().

Returns

Error status.

5.21.3.2 Uint16 readTemperature (Uint16 chnl, float32 * tmpDest)

Queries the current temperature on the specified ADC channel.

Parameters

in	chnl	Specifies the channel the temperature is to be read from.
out	tmpDest	Address of the memory location at which to place the query result ($^{\circ}$ C).

Returns

Error status.

Index

AC_IRMSLVL_MAX	Adc.h, 30
Settings.h, 76	ADCDRV_1ch_Rlt7
AC_OCP_TRIP	Adc.h, 30
Ocp.h, 53	ADCDRV_1ch_Rlt8
AC_OPP_TRIP	Adc.h, 30
Opp.h, 58	ADCDRV_1ch_Rlt9
AC_OTP_TRIP	Adc.h, 30
Otp.h, 61	ALL_DISABLED_WORD
AC_OVP_TRIP	EnableCtrl.h, 41
Ovp.h, 67	acFrequency
AC PWRLVL FIX	acStageSettings, 18
Settings.h, 76	aclCoefs
AC STAGE	Cntl.h, 34
MacroNets.h, 49	acNets
AC_VRMSLVL_MAX	MacroNets.h, 51
Settings.h, 76	acSettings
ADC I2C ADDR	MacroNets.h, 51
Tmp.h, 92	acStageNets, 17
ADC_I2C_BASE_ADDR	iFdbkNet, 17
Tmp.h, 92	iFiltOutNet, 17
• •	
ADC_NUM_CHNL	iRefNet, 17
Tmp.h, 92	MacroNets.h, 50
ADC_STPS	vFdbkNet, 17
Tmp.h, 92	vRefNet, 17
ADC_SW3A_STATE	acStageSettings, 18
Tmp.h, 92	acFrequency, 18
ADC_SW3B_STATE	enable, 18
Tmp.h, 92	gainRate, 18
ADC_VREF	gainTarget, 18
Tmp.h, 92	iMaxRms, 18
ADCDRV_1ch_Rlt1	iScale, 19
Adc.h, 29	MacroNets.h, 50
ADCDRV_1ch_Rlt10	mode, 19
Adc.h, 29	ocpLevel, 19
ADCDRV_1ch_Rlt11	otpLevel, 19
Adc.h, 29	ovpLevel, 19
ADCDRV_1ch_Rlt12	vGainLmt, 19
Adc.h, 29	vMaxRms, 19
ADCDRV_1ch_Rlt13	vScale, 19
Adc.h, 29	acVCoefs
ADCDRV_1ch_Rlt2	Cntl.h, 34
Adc.h, 29	Adc.h, 27
ADCDRV 1ch Rlt3	ADCDRV 1ch Rlt1, 29
Adc.h, 30	ADCDRV_1ch_Rlt10, 29
ADCDRV_1ch_Rlt4	ADCDRV_1ch_Rlt11, 29
Adc.h, 30	ADCDRV_1ch_Rlt12, 29
ADCDRV_1ch_Rlt5	ADCDRV_1ch_Rlt13, 29
Adc.h, 30	ADCDRV_1ch_Rlt2, 29
ADCDRV_1ch_Rlt6	ADCDRV 1ch Rlt3, 30
VDODITA IOII IIIIO	ADODITY_TOI_NIO, 30

ADCDRV_1ch_Rlt4, 30	CNTL_2P2Z_Out3
ADCDRV_1ch_Rlt5, 30	Cntl.h, 35
ADCDRV 1ch Rlt6, 30	CNTL 2P2Z Out4
ADCDRV 1ch Rlt7, 30	Cntl.h, 35
ADCDRV 1ch Rlt8, 30	CNTL 2P2Z Out5
:	
ADCDRV_1ch_Rit9, 30	Cntl.h, 35
getDcHvVoltage, 28	CNTL_2P2Z_Ref1
getDcMidCurrent, 28	Cntl.h, 35
getDcMidVoltage, 28	CNTL_2P2Z_Ref2
getLoadCurrent, 28	Cntl.h, 35
getLoadVoltage, 29	CNTL 2P2Z Ref3
initAdc, 29	Cntl.h, 35
Alpha_State_Ptr	CNTL 2P2Z Ref4
StateMachine.h, 90	
	Cntl.h, 35
cA1	CNTL_2P2Z_Ref5
Cntl.h, 32	Cntl.h, 35
cA2	CNTL_3P3Z_Coef1
	Cntl.h, 36
Cntl.h, 32	CNTL 3P3Z Fdbk1
cA3	Cntl.h, 36
Cntl.h, 32	CNTL 3P3Z Out1
cB0	Cntl.h, 36
Cntl.h, 32	CNTL 3P3Z Ref1
cB1	
Cntl.h, 32	Cntl.h, 36
cB2	cfType
Cntl.h, 32	Cntl.h, 32
cB3	checkAcOpp
Cntl.h, 32	Opp.h, 58
	checkAcOtp
cMax	Otp.h, 61
Cntl.h, 32	checkAcOvp
cMin	Ovp.h, 67
Cntl.h, 32	
CHANNEL_OOB	checkDcHvOvp
Settings.h, 76	Ovp.h, 67
CNTL_2P2Z_Coef1	checkDcMidOcp
Cntl.h, 34	Ocp.h, 54
CNTL 2P2Z Coef2	checkDcOtp
 Cntl.h, <mark>34</mark>	Otp.h, 61
CNTL_2P2Z_Coef3	checkExtOtp
Cntl.h, 34	Otp.h, <mark>62</mark>
CNTL 2P2Z Coef4	checkLoadOcp
	Ocp.h, 54
Cntl.h, 34	checkLoadOpp
CNTL_2P2Z_Coef5	Opp.h, 58
Cntl.h, 34	• •
CNTL_2P2Z_Fdbk1	checkLoadOtp
Cntl.h, 34	Otp.h, 62
CNTL_2P2Z_Fdbk2	checkLoadOvp
Cntl.h, 34	Ovp.h, 68
CNTL 2P2Z Fdbk3	circuitSection
Cntl.h, 34	EnableCtrl.h, 43
CNTL 2P2Z Fdbk4	clearAcOcp
Cntl.h, 35	Ocp.h, 54
CNTL 2P2Z Fdbk5	clearAcOpp
Cntl.h, 35	Opp.h, 59
CNTL_2P2Z_Out1	clearAcOtp
Cntl.h, 35	Otp.h, 62
CNTL_2P2Z_Out2	clearAcOvp
Cntl.h, 35	Ovp.h, 68

clearDcHvOvp	getAclCoef, 32
Ovp.h, 68	getAcVCoef, 32
clearDcMidOcp	getLoadICoef, 33
Ocp.h, 54	initCoefs, 33
clearDcMidOvp	loadlCoefs, 36
Ovp.h, 68	setAcVCoef, 33
clearDcOtp	setLoadICoef, 33
Otp.h, 62	cntlSetAclCoef
clearExtOtp	Cntl.h, 32
Otp.h, 62	coefNum
•	Cntl.h, 32
clearLoadOcp	Common.h, 36
Ocp.h, 54	Comparator.h, 37
clearLoadOpp	getAcDac, 38
Opp.h, 59	initAcComparator, 38
clearLoadOtp	initDcComparator, 38
Otp.h, 63	initTripZone, 39
clearLoadOvp	rstAcTripzone, 39
Ovp.h, 68	rstDcTripzone, 39
Cntl.h	setAcDac, 39
cA1, 32	SeiAcDac, 39
cA2, 32	DC OTP TRIP
cA3, 32	Otp.h, 61
cB0, 32	DCHV_OCP_TRIP
cB1, 32	Ocp.h, 53
cB2, 32	DCHV_OPP_TRIP
cB3, <mark>32</mark>	Opp.h, 58
cMax, 32	DCHV_OVP_TRIP
cMin, 32	Ovp.h, 67
Cntl.h, 30	DCMID_OCP_TRIP
aclCoefs, 34	Ocp.h, 53
acVCoefs, 34	•
	DUMID OPP IRIP
CNTL_2P2Z_Coef1, 34	DCMID_OPP_TRIP
CNTL_2P2Z_Coef1, 34 CNTL_2P2Z_Coef2, 34	Opp.h, 58
CNTL_2P2Z_Coef1, 34	Opp.h, 58 DCMID_OVP_TRIP
CNTL_2P2Z_Coef1, 34 CNTL_2P2Z_Coef2, 34	Opp.h, 58 DCMID_OVP_TRIP Ovp.h, 67
CNTL_2P2Z_Coef1, 34 CNTL_2P2Z_Coef2, 34 CNTL_2P2Z_Coef3, 34	Opp.h, 58 DCMID_OVP_TRIP Ovp.h, 67 DCMID_VDCLVL_FIX
CNTL_2P2Z_Coef1, 34 CNTL_2P2Z_Coef2, 34 CNTL_2P2Z_Coef3, 34 CNTL_2P2Z_Coef4, 34	Opp.h, 58 DCMID_OVP_TRIP Ovp.h, 67 DCMID_VDCLVL_FIX Settings.h, 77
CNTL_2P2Z_Coef1, 34 CNTL_2P2Z_Coef2, 34 CNTL_2P2Z_Coef3, 34 CNTL_2P2Z_Coef4, 34 CNTL_2P2Z_Coef5, 34	Opp.h, 58 DCMID_OVP_TRIP Ovp.h, 67 DCMID_VDCLVL_FIX Settings.h, 77 DEBUG
CNTL_2P2Z_Coef1, 34 CNTL_2P2Z_Coef2, 34 CNTL_2P2Z_Coef3, 34 CNTL_2P2Z_Coef4, 34 CNTL_2P2Z_Coef5, 34 CNTL_2P2Z_Fdbk1, 34	Opp.h, 58 DCMID_OVP_TRIP Ovp.h, 67 DCMID_VDCLVL_FIX Settings.h, 77 DEBUG Settings.h, 77
CNTL_2P2Z_Coef1, 34 CNTL_2P2Z_Coef2, 34 CNTL_2P2Z_Coef3, 34 CNTL_2P2Z_Coef4, 34 CNTL_2P2Z_Coef5, 34 CNTL_2P2Z_Fdbk1, 34 CNTL_2P2Z_Fdbk2, 34	Opp.h, 58 DCMID_OVP_TRIP Ovp.h, 67 DCMID_VDCLVL_FIX Settings.h, 77 DEBUG Settings.h, 77 DPL_ISR
CNTL_2P2Z_Coef1, 34 CNTL_2P2Z_Coef2, 34 CNTL_2P2Z_Coef3, 34 CNTL_2P2Z_Coef4, 34 CNTL_2P2Z_Coef5, 34 CNTL_2P2Z_Fdbk1, 34 CNTL_2P2Z_Fdbk2, 34 CNTL_2P2Z_Fdbk3, 34	Opp.h, 58 DCMID_OVP_TRIP Ovp.h, 67 DCMID_VDCLVL_FIX Settings.h, 77 DEBUG Settings.h, 77 DPL_ISR Pwm.h, 72
CNTL_2P2Z_Coef1, 34 CNTL_2P2Z_Coef2, 34 CNTL_2P2Z_Coef3, 34 CNTL_2P2Z_Coef4, 34 CNTL_2P2Z_Coef5, 34 CNTL_2P2Z_Fdbk1, 34 CNTL_2P2Z_Fdbk2, 34 CNTL_2P2Z_Fdbk3, 34 CNTL_2P2Z_Fdbk4, 35	Opp.h, 58 DCMID_OVP_TRIP Ovp.h, 67 DCMID_VDCLVL_FIX Settings.h, 77 DEBUG Settings.h, 77 DPL_ISR Pwm.h, 72 DUAL_CNTL_AC
CNTL_2P2Z_Coef1, 34 CNTL_2P2Z_Coef2, 34 CNTL_2P2Z_Coef3, 34 CNTL_2P2Z_Coef4, 34 CNTL_2P2Z_Coef5, 34 CNTL_2P2Z_Fdbk1, 34 CNTL_2P2Z_Fdbk2, 34 CNTL_2P2Z_Fdbk3, 34 CNTL_2P2Z_Fdbk4, 35 CNTL_2P2Z_Fdbk5, 35	Opp.h, 58 DCMID_OVP_TRIP Ovp.h, 67 DCMID_VDCLVL_FIX Settings.h, 77 DEBUG Settings.h, 77 DPL_ISR Pwm.h, 72 DUAL_CNTL_AC Settings.h, 77
CNTL_2P2Z_Coef1, 34 CNTL_2P2Z_Coef2, 34 CNTL_2P2Z_Coef3, 34 CNTL_2P2Z_Coef4, 34 CNTL_2P2Z_Coef5, 34 CNTL_2P2Z_Fdbk1, 34 CNTL_2P2Z_Fdbk2, 34 CNTL_2P2Z_Fdbk3, 34 CNTL_2P2Z_Fdbk4, 35 CNTL_2P2Z_Fdbk5, 35 CNTL_2P2Z_Out1, 35	Opp.h, 58 DCMID_OVP_TRIP Ovp.h, 67 DCMID_VDCLVL_FIX Settings.h, 77 DEBUG Settings.h, 77 DPL_ISR Pwm.h, 72 DUAL_CNTL_AC Settings.h, 77 disableCircuit
CNTL_2P2Z_Coef1, 34 CNTL_2P2Z_Coef2, 34 CNTL_2P2Z_Coef3, 34 CNTL_2P2Z_Coef4, 34 CNTL_2P2Z_Coef5, 34 CNTL_2P2Z_Fdbk1, 34 CNTL_2P2Z_Fdbk2, 34 CNTL_2P2Z_Fdbk3, 34 CNTL_2P2Z_Fdbk4, 35 CNTL_2P2Z_Fdbk5, 35 CNTL_2P2Z_Out1, 35 CNTL_2P2Z_Out2, 35	Opp.h, 58 DCMID_OVP_TRIP Ovp.h, 67 DCMID_VDCLVL_FIX Settings.h, 77 DEBUG Settings.h, 77 DPL_ISR Pwm.h, 72 DUAL_CNTL_AC Settings.h, 77
CNTL_2P2Z_Coef1, 34 CNTL_2P2Z_Coef2, 34 CNTL_2P2Z_Coef3, 34 CNTL_2P2Z_Coef4, 34 CNTL_2P2Z_Coef5, 34 CNTL_2P2Z_Fdbk1, 34 CNTL_2P2Z_Fdbk2, 34 CNTL_2P2Z_Fdbk3, 34 CNTL_2P2Z_Fdbk4, 35 CNTL_2P2Z_Fdbk5, 35 CNTL_2P2Z_Out1, 35 CNTL_2P2Z_Out2, 35 CNTL_2P2Z_Out3, 35	Opp.h, 58 DCMID_OVP_TRIP Ovp.h, 67 DCMID_VDCLVL_FIX Settings.h, 77 DEBUG Settings.h, 77 DPL_ISR Pwm.h, 72 DUAL_CNTL_AC Settings.h, 77 disableCircuit EnableCtrl.h, 43
CNTL_2P2Z_Coef1, 34 CNTL_2P2Z_Coef2, 34 CNTL_2P2Z_Coef3, 34 CNTL_2P2Z_Coef4, 34 CNTL_2P2Z_Coef5, 34 CNTL_2P2Z_Fdbk1, 34 CNTL_2P2Z_Fdbk2, 34 CNTL_2P2Z_Fdbk3, 34 CNTL_2P2Z_Fdbk4, 35 CNTL_2P2Z_Fdbk5, 35 CNTL_2P2Z_Out1, 35 CNTL_2P2Z_Out2, 35 CNTL_2P2Z_Out3, 35 CNTL_2P2Z_Out4, 35	Opp.h, 58 DCMID_OVP_TRIP Ovp.h, 67 DCMID_VDCLVL_FIX Settings.h, 77 DEBUG Settings.h, 77 DPL_ISR Pwm.h, 72 DUAL_CNTL_AC Settings.h, 77 disableCircuit EnableCtrl.h, 43 EXT1_OTP_TRIP
CNTL_2P2Z_Coef1, 34 CNTL_2P2Z_Coef2, 34 CNTL_2P2Z_Coef3, 34 CNTL_2P2Z_Coef4, 34 CNTL_2P2Z_Coef5, 34 CNTL_2P2Z_Fdbk1, 34 CNTL_2P2Z_Fdbk2, 34 CNTL_2P2Z_Fdbk3, 34 CNTL_2P2Z_Fdbk4, 35 CNTL_2P2Z_Fdbk5, 35 CNTL_2P2Z_Dut1, 35 CNTL_2P2Z_Out2, 35 CNTL_2P2Z_Out3, 35 CNTL_2P2Z_Out4, 35 CNTL_2P2Z_Out4, 35 CNTL_2P2Z_Out5, 35	Opp.h, 58 DCMID_OVP_TRIP Ovp.h, 67 DCMID_VDCLVL_FIX Settings.h, 77 DEBUG Settings.h, 77 DPL_ISR Pwm.h, 72 DUAL_CNTL_AC Settings.h, 77 disableCircuit EnableCtrl.h, 43 EXT1_OTP_TRIP Otp.h, 61
CNTL_2P2Z_Coef1, 34 CNTL_2P2Z_Coef2, 34 CNTL_2P2Z_Coef3, 34 CNTL_2P2Z_Coef4, 34 CNTL_2P2Z_Coef5, 34 CNTL_2P2Z_Fdbk1, 34 CNTL_2P2Z_Fdbk2, 34 CNTL_2P2Z_Fdbk3, 34 CNTL_2P2Z_Fdbk4, 35 CNTL_2P2Z_Fdbk5, 35 CNTL_2P2Z_Cout1, 35 CNTL_2P2Z_Out2, 35 CNTL_2P2Z_Out3, 35 CNTL_2P2Z_Out4, 35 CNTL_2P2Z_Out4, 35 CNTL_2P2Z_Out5, 35	Opp.h, 58 DCMID_OVP_TRIP Ovp.h, 67 DCMID_VDCLVL_FIX Settings.h, 77 DEBUG Settings.h, 77 DPL_ISR Pwm.h, 72 DUAL_CNTL_AC Settings.h, 77 disableCircuit EnableCtrl.h, 43 EXT1_OTP_TRIP
CNTL_2P2Z_Coef1, 34 CNTL_2P2Z_Coef2, 34 CNTL_2P2Z_Coef3, 34 CNTL_2P2Z_Coef4, 34 CNTL_2P2Z_Coef5, 34 CNTL_2P2Z_Fdbk1, 34 CNTL_2P2Z_Fdbk2, 34 CNTL_2P2Z_Fdbk3, 34 CNTL_2P2Z_Fdbk4, 35 CNTL_2P2Z_Fdbk5, 35 CNTL_2P2Z_Fdbk5, 35 CNTL_2P2Z_Out1, 35 CNTL_2P2Z_Out2, 35 CNTL_2P2Z_Out3, 35 CNTL_2P2Z_Out4, 35 CNTL_2P2Z_Out5, 35 CNTL_2P2Z_Out5, 35 CNTL_2P2Z_Out5, 35 CNTL_2P2Z_Ref1, 35 CNTL_2P2Z_Ref2, 35	Opp.h, 58 DCMID_OVP_TRIP Ovp.h, 67 DCMID_VDCLVL_FIX Settings.h, 77 DEBUG Settings.h, 77 DPL_ISR Pwm.h, 72 DUAL_CNTL_AC Settings.h, 77 disableCircuit EnableCtrl.h, 43 EXT1_OTP_TRIP Otp.h, 61 EXT2_OTP_TRIP
CNTL_2P2Z_Coef1, 34 CNTL_2P2Z_Coef2, 34 CNTL_2P2Z_Coef3, 34 CNTL_2P2Z_Coef4, 34 CNTL_2P2Z_Coef5, 34 CNTL_2P2Z_Fdbk1, 34 CNTL_2P2Z_Fdbk2, 34 CNTL_2P2Z_Fdbk3, 34 CNTL_2P2Z_Fdbk4, 35 CNTL_2P2Z_Fdbk5, 35 CNTL_2P2Z_Out1, 35 CNTL_2P2Z_Out2, 35 CNTL_2P2Z_Out2, 35 CNTL_2P2Z_Out4, 35 CNTL_2P2Z_Out5, 35 CNTL_2P2Z_Out5, 35 CNTL_2P2Z_Out5, 35 CNTL_2P2Z_Ref1, 35 CNTL_2P2Z_Ref1, 35 CNTL_2P2Z_Ref2, 35 CNTL_2P2Z_Ref3, 35	Opp.h, 58 DCMID_OVP_TRIP Ovp.h, 67 DCMID_VDCLVL_FIX Settings.h, 77 DEBUG Settings.h, 77 DPL_ISR Pwm.h, 72 DUAL_CNTL_AC Settings.h, 77 disableCircuit EnableCtrl.h, 43 EXT1_OTP_TRIP Otp.h, 61 EXT2_OTP_TRIP Otp.h, 61 EXT_1
CNTL_2P2Z_Coef1, 34 CNTL_2P2Z_Coef2, 34 CNTL_2P2Z_Coef3, 34 CNTL_2P2Z_Coef4, 34 CNTL_2P2Z_Coef5, 34 CNTL_2P2Z_Fdbk1, 34 CNTL_2P2Z_Fdbk2, 34 CNTL_2P2Z_Fdbk3, 34 CNTL_2P2Z_Fdbk4, 35 CNTL_2P2Z_Fdbk5, 35 CNTL_2P2Z_Out1, 35 CNTL_2P2Z_Out2, 35 CNTL_2P2Z_Out3, 35 CNTL_2P2Z_Out4, 35 CNTL_2P2Z_Out5, 35 CNTL_2P2Z_Out5, 35 CNTL_2P2Z_Out5, 35 CNTL_2P2Z_Ref1, 35 CNTL_2P2Z_Ref2, 35 CNTL_2P2Z_Ref2, 35 CNTL_2P2Z_Ref3, 35 CNTL_2P2Z_Ref4, 35	Opp.h, 58 DCMID_OVP_TRIP Ovp.h, 67 DCMID_VDCLVL_FIX Settings.h, 77 DEBUG Settings.h, 77 DPL_ISR Pwm.h, 72 DUAL_CNTL_AC Settings.h, 77 disableCircuit EnableCtrl.h, 43 EXT1_OTP_TRIP Otp.h, 61 EXT2_OTP_TRIP Otp.h, 61
CNTL_2P2Z_Coef1, 34 CNTL_2P2Z_Coef2, 34 CNTL_2P2Z_Coef3, 34 CNTL_2P2Z_Coef4, 34 CNTL_2P2Z_Coef5, 34 CNTL_2P2Z_Fdbk1, 34 CNTL_2P2Z_Fdbk2, 34 CNTL_2P2Z_Fdbk3, 34 CNTL_2P2Z_Fdbk4, 35 CNTL_2P2Z_Fdbk5, 35 CNTL_2P2Z_Dut1, 35 CNTL_2P2Z_Out2, 35 CNTL_2P2Z_Out3, 35 CNTL_2P2Z_Out4, 35 CNTL_2P2Z_Out5, 35 CNTL_2P2Z_Out5, 35 CNTL_2P2Z_Ref1, 35 CNTL_2P2Z_Ref2, 35 CNTL_2P2Z_Ref3, 35 CNTL_2P2Z_Ref3, 35 CNTL_2P2Z_Ref4, 35 CNTL_2P2Z_Ref4, 35 CNTL_2P2Z_Ref5, 35	Opp.h, 58 DCMID_OVP_TRIP Ovp.h, 67 DCMID_VDCLVL_FIX Settings.h, 77 DEBUG Settings.h, 77 DPL_ISR Pwm.h, 72 DUAL_CNTL_AC Settings.h, 77 disableCircuit EnableCtrl.h, 43 EXT1_OTP_TRIP Otp.h, 61 EXT2_OTP_TRIP Otp.h, 61 EXT_1 MacroNets.h, 49
CNTL_2P2Z_Coef1, 34 CNTL_2P2Z_Coef2, 34 CNTL_2P2Z_Coef3, 34 CNTL_2P2Z_Coef4, 34 CNTL_2P2Z_Coef5, 34 CNTL_2P2Z_Fdbk1, 34 CNTL_2P2Z_Fdbk2, 34 CNTL_2P2Z_Fdbk3, 34 CNTL_2P2Z_Fdbk4, 35 CNTL_2P2Z_Fdbk5, 35 CNTL_2P2Z_Out1, 35 CNTL_2P2Z_Out2, 35 CNTL_2P2Z_Out3, 35 CNTL_2P2Z_Out4, 35 CNTL_2P2Z_Out5, 35 CNTL_2P2Z_Out5, 35 CNTL_2P2Z_Out6, 35 CNTL_2P2Z_Ref1, 35 CNTL_2P2Z_Ref1, 35 CNTL_2P2Z_Ref2, 35 CNTL_2P2Z_Ref4, 35 CNTL_2P2Z_Ref4, 35 CNTL_2P2Z_Ref5, 35 CNTL_2P2Z_Ref5, 35 CNTL_2P2Z_Ref5, 35 CNTL_3P3Z_Coef1, 36	Opp.h, 58 DCMID_OVP_TRIP Ovp.h, 67 DCMID_VDCLVL_FIX Settings.h, 77 DEBUG Settings.h, 77 DPL_ISR Pwm.h, 72 DUAL_CNTL_AC Settings.h, 77 disableCircuit EnableCtrl.h, 43 EXT1_OTP_TRIP Otp.h, 61 EXT2_OTP_TRIP Otp.h, 61 EXT_1 MacroNets.h, 49 EXT_2
CNTL_2P2Z_Coef1, 34 CNTL_2P2Z_Coef2, 34 CNTL_2P2Z_Coef3, 34 CNTL_2P2Z_Coef4, 34 CNTL_2P2Z_Coef5, 34 CNTL_2P2Z_Fdbk1, 34 CNTL_2P2Z_Fdbk2, 34 CNTL_2P2Z_Fdbk3, 34 CNTL_2P2Z_Fdbk4, 35 CNTL_2P2Z_Fdbk5, 35 CNTL_2P2Z_Out1, 35 CNTL_2P2Z_Out2, 35 CNTL_2P2Z_Out3, 35 CNTL_2P2Z_Out4, 35 CNTL_2P2Z_Out5, 35 CNTL_2P2Z_Out5, 35 CNTL_2P2Z_Ref1, 35 CNTL_2P2Z_Ref1, 35 CNTL_2P2Z_Ref2, 35 CNTL_2P2Z_Ref5, 35 CNTL_2P2Z_Ref5, 35 CNTL_2P2Z_Ref5, 35 CNTL_3P3Z_Coef1, 36 CNTL_3P3Z_Fdbk1, 36	Opp.h, 58 DCMID_OVP_TRIP Ovp.h, 67 DCMID_VDCLVL_FIX Settings.h, 77 DEBUG Settings.h, 77 DPL_ISR Pwm.h, 72 DUAL_CNTL_AC Settings.h, 77 disableCircuit EnableCtrl.h, 43 EXT1_OTP_TRIP Otp.h, 61 EXT2_OTP_TRIP Otp.h, 61 EXT_1 MacroNets.h, 49 EXT_2 MacroNets.h, 49
CNTL_2P2Z_Coef1, 34 CNTL_2P2Z_Coef2, 34 CNTL_2P2Z_Coef3, 34 CNTL_2P2Z_Coef4, 34 CNTL_2P2Z_Coef5, 34 CNTL_2P2Z_Fdbk1, 34 CNTL_2P2Z_Fdbk2, 34 CNTL_2P2Z_Fdbk3, 34 CNTL_2P2Z_Fdbk4, 35 CNTL_2P2Z_Fdbk5, 35 CNTL_2P2Z_Dut1, 35 CNTL_2P2Z_Out2, 35 CNTL_2P2Z_Out3, 35 CNTL_2P2Z_Out4, 35 CNTL_2P2Z_Out5, 35 CNTL_2P2Z_Out5, 35 CNTL_2P2Z_Ref1, 35 CNTL_2P2Z_Ref1, 35 CNTL_2P2Z_Ref5, 35 CNTL_2P2Z_Ref5, 35 CNTL_2P2Z_Ref5, 35 CNTL_2P2Z_Ref5, 35 CNTL_2P2Z_Ref5, 35 CNTL_2P2Z_Ref5, 35 CNTL_3P3Z_Coef1, 36 CNTL_3P3Z_Coef1, 36 CNTL_3P3Z_Out1, 36	Opp.h, 58 DCMID_OVP_TRIP Ovp.h, 67 DCMID_VDCLVL_FIX Settings.h, 77 DEBUG Settings.h, 77 DPL_ISR Pwm.h, 72 DUAL_CNTL_AC Settings.h, 77 disableCircuit EnableCtrl.h, 43 EXT1_OTP_TRIP Otp.h, 61 EXT2_OTP_TRIP Otp.h, 61 EXT_1 MacroNets.h, 49 EXT_2 MacroNets.h, 49 ecSection
CNTL_2P2Z_Coef1, 34 CNTL_2P2Z_Coef2, 34 CNTL_2P2Z_Coef3, 34 CNTL_2P2Z_Coef4, 34 CNTL_2P2Z_Coef5, 34 CNTL_2P2Z_Fdbk1, 34 CNTL_2P2Z_Fdbk2, 34 CNTL_2P2Z_Fdbk3, 34 CNTL_2P2Z_Fdbk4, 35 CNTL_2P2Z_Fdbk5, 35 CNTL_2P2Z_Out1, 35 CNTL_2P2Z_Out2, 35 CNTL_2P2Z_Out3, 35 CNTL_2P2Z_Out5, 35 CNTL_2P2Z_Out5, 35 CNTL_2P2Z_Out5, 35 CNTL_2P2Z_Ref1, 35 CNTL_2P2Z_Ref1, 35 CNTL_2P2Z_Ref3, 35 CNTL_2P2Z_Ref5, 35 CNTL_2P2Z_Ref5, 35 CNTL_2P2Z_Ref5, 35 CNTL_2P2Z_Ref5, 35 CNTL_3P3Z_Coef1, 36 CNTL_3P3Z_Coef1, 36 CNTL_3P3Z_Cout1, 36 CNTL_3P3Z_Ref1, 36	Opp.h, 58 DCMID_OVP_TRIP Ovp.h, 67 DCMID_VDCLVL_FIX Settings.h, 77 DEBUG Settings.h, 77 DPL_ISR Pwm.h, 72 DUAL_CNTL_AC Settings.h, 77 disableCircuit EnableCtrl.h, 43 EXT1_OTP_TRIP Otp.h, 61 EXT2_OTP_TRIP Otp.h, 61 EXT_1 MacroNets.h, 49 EXT_2 MacroNets.h, 49 ecSection EnableCtrl.h, 43
CNTL_2P2Z_Coef1, 34 CNTL_2P2Z_Coef2, 34 CNTL_2P2Z_Coef3, 34 CNTL_2P2Z_Coef4, 34 CNTL_2P2Z_Coef5, 34 CNTL_2P2Z_Fdbk1, 34 CNTL_2P2Z_Fdbk2, 34 CNTL_2P2Z_Fdbk3, 34 CNTL_2P2Z_Fdbk4, 35 CNTL_2P2Z_Fdbk5, 35 CNTL_2P2Z_Out1, 35 CNTL_2P2Z_Out2, 35 CNTL_2P2Z_Out3, 35 CNTL_2P2Z_Out4, 35 CNTL_2P2Z_Out5, 35 CNTL_2P2Z_Out5, 35 CNTL_2P2Z_Ref1, 35 CNTL_2P2Z_Ref2, 35 CNTL_2P2Z_Ref3, 35 CNTL_2P2Z_Ref3, 35 CNTL_2P2Z_Ref4, 35 CNTL_2P2Z_Ref5, 35 CNTL_2P2Z_Ref5, 35 CNTL_3P3Z_Coef1, 36 CNTL_3P3Z_Coef1, 36 CNTL_3P3Z_Out1, 36 CNTL_3P3Z_Ref1, 36	Opp.h, 58 DCMID_OVP_TRIP Ovp.h, 67 DCMID_VDCLVL_FIX Settings.h, 77 DEBUG Settings.h, 77 DPL_ISR Pwm.h, 72 DUAL_CNTL_AC Settings.h, 77 disableCircuit EnableCtrl.h, 43 EXT1_OTP_TRIP Otp.h, 61 EXT2_OTP_TRIP Otp.h, 61 EXT_1 MacroNets.h, 49 EXT_2 MacroNets.h, 49 ecSection EnableCtrl.h, 43 enable

xfmrStageSettings, 25	Cntl.h, 32
enableAllFlag	getAcOcpLevel
MacroNets.h, 51	Ocp.h, 55
enableCircuit	getAcOcpState
EnableCtrl.h, 43	Ocp.h, 55
EnableCtrl.h, 39	getAcOppState
ALL_DISABLED_WORD, 41	Opp.h, 59
circuitSection, 43	getAcOtp
disableCircuit, 43	Otp.h, 63
ecSection, 43	getAcOtpState
enableCircuit, 43	Otp.h, 63
IOE_DEFVAL_ADDR, 41	getAcOvpLevel
IOE_GPINTEN_ADDR, 41	Ovp.h, 68
IOE_GPIO_ADDR, 41	getAcOvpState
IOE_GPPU_ADDR, 41	Ovp.h, 69
IOE_I2C_ADDR, 41	getAcVCoef
IOE_I2C_BASE_ADDR, 42	Cntl.h, 32
IOE_INTCAP_ADDR, 42	getDcHvOvpLevel
IOE_INTCON_ADDR, 42	Ovp.h, 69
IOE_INTF_ADDR, 42	getDcHvOvpState
IOE_IOCON_ADDR, 42	Ovp.h, 69
IOE_IODIR_ADDR, 42	getDcHvVoltage
IOE_IPOL_ADDR, 42	Adc.h, 28
IOE_MAX_CHNL, 42	getDcMidCurrent
IOE_OLAT_ADDR, 42	Adc.h, 28
IOE_SW4A_STATE, 42	getDcMidOcpLevel
IOE_SW4B_STATE, 42	Ocp.h, 55
initEnableControl, 43	getDcMidOcpState
resetEnableControl, 43	Ocp.h, 55
ext1	getDcMidOvpState
MacroNets.h, 50	Ovp.h, 69
ext1OtpLevel	getDcMidVoltage
extDeviceSettings, 20	Adc.h, 28
ext2	getDcOtp
MacroNets.h, 50	Otp.h, 63
ext2OtpLevel	getDcOtpState
extDeviceSettings, 20	Otp.h, 63
extDeviceSettings, 19	getExtOtp
ext1OtpLevel, 20	Otp.h, 64
ext2OtpLevel, 20	getExtOtpState
extFanEnable, 20	Otp.h, 64
extPsuEnable, 20	getLoadCurrent
MacroNets.h, 50	Adc.h, 28
extFanEnable	getLoadlCoef
extDeviceSettings, 20	Cntl.h, 33
extPsuEnable	getLoadOcpLevel
extDeviceSettings, 20	- '
extSelect	Ocp.h, 55 getLoadOcpState
MacroNets.h, 50	Ocp.h, 56
extSettings	
MacroNets.h, 51	getLoadOppState
: D :	Opp.h, 59
gainRate	getLoadOtp
acStageSettings, 18	Otp.h, 64
gainTarget	getLoadOtpState
acStageSettings, 18	Otp.h, 64
getAcDac	getLoadOvpState
Comparator.h, 38	Ovp.h, 69
getAclCoef	getLoadSlewStep

SlewControl.h, 83	I2C CLR SCD BIT, 45
getLoadSlewTarget	I2C MAX BUFFER SIZE, 45
SlewControl.h, 83	I2C MAX PTR SIZE, 46
getLoadState	I2C MSGSTAT INACTIVE, 46
SlewControl.h, 84	
	I2C_MSGSTAT_RESTART, 46
getLoadVoltage	I2C_SCD_ISRC, 46
Adc.h, 29	i2cPopMsg, 46
getSineGainTarget	i2cRead, 47
SineGen.h, 81	i2cWrite, 47
getSineState	initl2c, 47
SineGen.h, 81	i2cMsg, 20
	msgBuffer, 21
hvOvpLevel	msgStatus, 21
xfmrStageSettings, 25	numOfBytes, 21
hvVMax	numSlavePtrBytes, 21
xfmrStageSettings, 25	slaveAddress, 21
hvVScale	slavePtrAddrHigh, 21
xfmrStageSettings, 25	•
hvVSnsNet	slavePtrAddrLow, 21
xfmrStageNets, 24	i2cPopMsg
Anni Stagor toto, 2	I2c.h, 46
I2C_ARDY_ISRC	i2cRead
I2c.h, 45	I2c.h, 47
I2C BUS BUSY	i2cWrite
Settings.h, 77	I2c.h, 47
I2C_CLR_AL_BIT	iFdbkNet
	acStageNets, 17
12c.h, 45	loadStageNets, 22
I2C_CLR_ARDY_BIT	iFiltOutNet
12c.h, 45	acStageNets, 17
I2C_CLR_NACK_BIT	loadStageNets, 22
I2c.h, 45	iMax
I2C_CLR_RRDY_BIT	
I2c.h, 45	loadStageSettings, 22
I2C_CLR_SCD_BIT	xfmrStageSettings, 25
I2c.h, 45	iMaxRms
I2C_INVALID_ISRC	acStageSettings, 18
Settings.h, 77	INCR_BUILD
I2C_MAX_BUFFER_SIZE	Settings.h, 77
I2c.h, 45	IOE_DEFVAL_ADDR
I2C MAX PTR SIZE	EnableCtrl.h, 41
I2c.h, 46	IOE_GPINTEN_ADDR
I2C_MSGSTAT_INACTIVE	EnableCtrl.h, 41
I2c.h, 46	IOE_GPIO_ADDR
I2C_MSGSTAT_RESTART	EnableCtrl.h, 41
I2c.h, 46	IOE GPPU ADDR
	EnableCtrl.h, 41
I2C_READ_WRONG_MSG	IOE I2C ADDR
Settings.h, 77	
I2C_SCD_ISRC	EnableCtrl.h, 41
I2c.h, 46	IOE_I2C_BASE_ADDR
I2C_STP_NOT_READY	EnableCtrl.h, 42
Settings.h, 77	IOE_INTCAP_ADDR
I2C_WRITE_WRONG_MSG	EnableCtrl.h, 42
Settings.h, 77	IOE_INTCON_ADDR
I2c.h, 44	EnableCtrl.h, 42
I2C_ARDY_ISRC, 45	IOE_INTF_ADDR
I2C_CLR_AL_BIT, 45	EnableCtrl.h, 42
I2C CLR ARDY BIT, 45	IOE_IOCON_ADDR
I2C CLR NACK BIT, 45	EnableCtrl.h, 42
I2C_CLR_RRDY_BIT, 45	IOE_IODIR_ADDR
- <u>-</u> - <u>-</u> , -	

EnableCtrl.h, 42	LOAD3_OCP_TRIP
IOE_IPOL_ADDR	Ocp.h, 53
EnableCtrl.h, 42	LOAD3_OPP_TRIP
IOE MAX CHNL	Opp.h, 58
EnableCtrl.h, 42	LOAD3_OTP_TRIP
IOE_OLAT_ADDR	
	Otp.h, 61
EnableCtrl.h, 42	LOAD3_OVP_TRIP
IOE_SW4A_STATE	Ovp.h, 67
EnableCtrl.h, 42	LOAD4_OCP_TRIP
IOE_SW4B_STATE	Ocp.h, 53
EnableCtrl.h, 42	LOAD4 OPP TRIP
iRefNet	Opp.h, 58
acStageNets, 17	LOAD4_OTP_TRIP
loadStageNets, 22	Otp.h, 61
iScale	•
acStageSettings, 19	LOAD4_OVP_TRIP
	Ovp.h, 67
loadStageSettings, 23	LOAD_0
xfmrStageSettings, 25	MacroNets.h, 49
iSnsNet	LOAD_1
xfmrStageNets, 24	MacroNets.h, 49
initAcComparator	LOAD 2
Comparator.h, 38	MacroNets.h, 49
initAdc	
Adc.h, 29	LOAD_3
initCoefs	MacroNets.h, 49
	LOAD_IDCLVL_MAX
Cntl.h, 33	Settings.h, 77
initDcComparator	LOAD PWRLVL FIX
Comparator.h, 38	Settings.h, 77
initEnableControl	LOAD VDCLVL FIX
EnableCtrl.h, 43	Settings.h, 77
initl2c	
initl2c	load1
initl2c I2c.h, 47	load1 MacroNets.h, 51
initl2c I2c.h, 47 initPwm	load1 MacroNets.h, 51 load2
initl2c I2c.h, 47 initPwm Pwm.h, 72	load1 MacroNets.h, 51
initl2c I2c.h, 47 initPwm Pwm.h, 72 initSine	load1 MacroNets.h, 51 load2
initl2c I2c.h, 47 initPwm Pwm.h, 72 initSine SineGen.h, 81	load1 MacroNets.h, 51 load2 MacroNets.h, 51 load3
initl2c	load1 MacroNets.h, 51 load2 MacroNets.h, 51 load3 MacroNets.h, 51
initl2c I2c.h, 47 initPwm Pwm.h, 72 initSine SineGen.h, 81	load1 MacroNets.h, 51 load2 MacroNets.h, 51 load3 MacroNets.h, 51 load4
initl2c	load1 MacroNets.h, 51 load2 MacroNets.h, 51 load3 MacroNets.h, 51 load4 MacroNets.h, 51
initl2c I2c.h, 47 initPwm Pwm.h, 72 initSine SineGen.h, 81 initStateMachine StateMachine, 90 initTemperature	load1 MacroNets.h, 51 load2 MacroNets.h, 51 load3 MacroNets.h, 51 load4 MacroNets.h, 51 loadICoefs
initl2c I2c.h, 47 initPwm Pwm.h, 72 initSine SineGen.h, 81 initStateMachine StateMachine StateMachine.h, 90 initTemperature Tmp.h, 93	load1 MacroNets.h, 51 load2 MacroNets.h, 51 load3 MacroNets.h, 51 load4 MacroNets.h, 51 loadlCoefs Cntl.h, 36
initl2c	load1 MacroNets.h, 51 load2 MacroNets.h, 51 load3 MacroNets.h, 51 load4 MacroNets.h, 51 loadlCoefs Cntl.h, 36 loadNets
initl2c I2c.h, 47 initPwm Pwm.h, 72 initSine SineGen.h, 81 initStateMachine StateMachine StateMachine.h, 90 initTemperature Tmp.h, 93	load1 MacroNets.h, 51 load2 MacroNets.h, 51 load3 MacroNets.h, 51 load4 MacroNets.h, 51 loadlCoefs Cntl.h, 36
initl2c	load1 MacroNets.h, 51 load2 MacroNets.h, 51 load3 MacroNets.h, 51 load4 MacroNets.h, 51 loadlCoefs Cntl.h, 36 loadNets
initl2c	load1 MacroNets.h, 51 load2 MacroNets.h, 51 load3 MacroNets.h, 51 load4 MacroNets.h, 51 loadICoefs Cntl.h, 36 loadNets MacroNets.h, 52
initl2c	load1 MacroNets.h, 51 load2 MacroNets.h, 51 load3 MacroNets.h, 51 load4 MacroNets.h, 51 loadICoefs Cntl.h, 36 loadNets MacroNets.h, 52 loadSettings MacroNets.h, 52
initl2c	load1 MacroNets.h, 51 load2 MacroNets.h, 51 load3 MacroNets.h, 51 load4 MacroNets.h, 51 loadlCoefs Cntl.h, 36 loadNets MacroNets.h, 52 loadSettings MacroNets.h, 52 loadStage
initl2c	load1 MacroNets.h, 51 load2 MacroNets.h, 51 load3 MacroNets.h, 51 load4 MacroNets.h, 51 loadICoefs Cntl.h, 36 loadNets MacroNets.h, 52 loadSettings MacroNets.h, 52 loadStage MacroNets.h, 50, 51
initl2c	load1 MacroNets.h, 51 load2 MacroNets.h, 51 load3 MacroNets.h, 51 load4 MacroNets.h, 51 loadlCoefs Cntl.h, 36 loadNets MacroNets.h, 52 loadSettings MacroNets.h, 52 loadStage MacroNets.h, 50, 51 loadStageNets, 21
initl2c	load1 MacroNets.h, 51 load2 MacroNets.h, 51 load3 MacroNets.h, 51 load4 MacroNets.h, 51 loadlCoefs Cntl.h, 36 loadNets MacroNets.h, 52 loadSettings MacroNets.h, 52 loadStage MacroNets.h, 50, 51 loadStageNets, 21 iFdbkNet, 22
initl2c	load1 MacroNets.h, 51 load2 MacroNets.h, 51 load3 MacroNets.h, 51 load4 MacroNets.h, 51 loadICoefs Cntl.h, 36 loadNets MacroNets.h, 52 loadSettings MacroNets.h, 52 loadStage MacroNets.h, 50, 51 loadStageNets, 21 iFdbkNet, 22 iFiltOutNet, 22
initl2c	load1 MacroNets.h, 51 load2 MacroNets.h, 51 load3 MacroNets.h, 51 load4 MacroNets.h, 51 loadICoefs Cntl.h, 36 loadNets MacroNets.h, 52 loadSettings MacroNets.h, 52 loadStage MacroNets.h, 50, 51 loadStageNets, 21 iFdbkNet, 22 iFiltOutNet, 22 iRefNet, 22
initl2c	load1 MacroNets.h, 51 load2 MacroNets.h, 51 load3 MacroNets.h, 51 load4 MacroNets.h, 51 loadICoefs Cntl.h, 36 loadNets MacroNets.h, 52 loadSettings MacroNets.h, 52 loadStage MacroNets.h, 50, 51 loadStageNets, 21 iFdbkNet, 22 iFiltOutNet, 22
initl2c	load1 MacroNets.h, 51 load2 MacroNets.h, 51 load3 MacroNets.h, 51 load4 MacroNets.h, 51 loadICoefs Cntl.h, 36 loadNets MacroNets.h, 52 loadSettings MacroNets.h, 52 loadStage MacroNets.h, 50, 51 loadStageNets, 21 iFdbkNet, 22 iFiltOutNet, 22 iRefNet, 22
initl2c	load1 MacroNets.h, 51 load2 MacroNets.h, 51 load3 MacroNets.h, 51 load4 MacroNets.h, 51 loadlCoefs Cntl.h, 36 loadNets MacroNets.h, 52 loadSettings MacroNets.h, 52 loadStage MacroNets.h, 50, 51 loadStageNets, 21 iFdbkNet, 22 iFiltOutNet, 22 iRefNet, 22 MacroNets.h, 50
initl2c	load1 MacroNets.h, 51 load2 MacroNets.h, 51 load3 MacroNets.h, 51 load4 MacroNets.h, 51 loadlCoefs Cntl.h, 36 loadNets MacroNets.h, 52 loadSettings MacroNets.h, 52 loadStage MacroNets.h, 50, 51 loadStageNets, 21 iFdbkNet, 22 iFiltOutNet, 22 iFiltOutNet, 22 iRefNet, 22 MacroNets.h, 50 vFdbkNet, 22 loadStageSettings, 22
initl2c	load1 MacroNets.h, 51 load2 MacroNets.h, 51 load3 MacroNets.h, 51 load4 MacroNets.h, 51 loadlCoefs Cntl.h, 36 loadNets MacroNets.h, 52 loadSettings MacroNets.h, 52 loadStage MacroNets.h, 50, 51 loadStageNets, 21 iFdbkNet, 22 iFiltOutNet, 22 iRefNet, 22 MacroNets.h, 50 vFdbkNet, 22 loadStageSettings, 22 enable, 22
initl2c	load1 MacroNets.h, 51 load2 MacroNets.h, 51 load3 MacroNets.h, 51 load4 MacroNets.h, 51 loadlCoefs Cntl.h, 36 loadNets MacroNets.h, 52 loadSettings MacroNets.h, 52 loadStage MacroNets.h, 50 loadStageNets, 21 iFdbkNet, 22 iFiltOutNet, 22 iRefNet, 22 MacroNets.h, 50 vFdbkNet, 22 loadStageSettings, 22 enable, 22 iMax, 22
initl2c	load1 MacroNets.h, 51 load2 MacroNets.h, 51 load3 MacroNets.h, 51 load4 MacroNets.h, 51 loadlCoefs Cntl.h, 36 loadNets MacroNets.h, 52 loadSettings MacroNets.h, 52 loadStage MacroNets.h, 50 IoadStageNets, 21 iFdbkNet, 22 iFiltOutNet, 22 iFiltOutNet, 22 iRefNet, 22 MacroNets.h, 50 vFdbkNet, 22 loadStageSettings, 22 enable, 22 iMax, 22 iScale, 23
initl2c	load1 MacroNets.h, 51 load2 MacroNets.h, 51 load3 MacroNets.h, 51 load4 MacroNets.h, 51 loadlCoefs Cntl.h, 36 loadNets MacroNets.h, 52 loadSettings MacroNets.h, 52 loadStage MacroNets.h, 50, 51 loadStageNets, 21 iFdbkNet, 22 iFiltOutNet, 22 iFefNet, 22 MacroNets.h, 50 vFdbkNet, 22 loadStageSettings, 22 enable, 22 iMax, 22 iScale, 23 MacroNets.h, 50
initl2c	load1 MacroNets.h, 51 load2 MacroNets.h, 51 load3 MacroNets.h, 51 load4 MacroNets.h, 51 loadlCoefs Cntl.h, 36 loadNets MacroNets.h, 52 loadSettings MacroNets.h, 52 loadStage MacroNets.h, 50 IoadStageNets, 21 iFdbkNet, 22 iFiltOutNet, 22 iFiltOutNet, 22 iRefNet, 22 MacroNets.h, 50 vFdbkNet, 22 loadStageSettings, 22 enable, 22 iMax, 22 iScale, 23

oppLevel, 23	NUM_CHNLS
otpLevel, 23	Settings.h, 78
ovpLevel, 23	numOfBytes
slewRate, 23	i2cMsg, <mark>21</mark>
slewTarget, 23	numSlavePtrBytes
vMax, 23	i2cMsg, 21
vScale, 23	1201109, 21
vocale, 20	OCP_TRIP
MacroNets.h	Settings.h, 78
ext1, 50	OPP TRIP
ext2, 50	Settings.h, 78
load1, 51	OTP TRIP
load2, 51	Settings.h, 78
load3, 51	OVP_TRIP
load4, 51	Settings.h, 78
MacroNets.h, 47	Ocp.h, 52
AC_STAGE, 49	AC_OCP_TRIP, 53
acNets, 51	checkDcMidOcp, 54
acSettings, 51	checkLoadOcp, 54
acStageNets, 50	clearAcOcp, 54
acStageSettings, 50	clearDcMidOcp, 54
EXT_1, 49	clearLoadOcp, 54
EXT_2, 49	DCHV_OCP_TRIP, 53
enableAllFlag, 51	DCMID_OCP_TRIP, 53
extDeviceSettings, 50	getAcOcpLevel, 55
extSelect, 50	getAcOcpState, 55
extSettings, 51	getDcMidOcpLevel, 55
LOAD_0, 49	getDcMidOcpState, 55
LOAD_1, 49	getLoadOcpLevel, 55
LOAD_1, 49 LOAD_2, 49	getLoadOcpState, 56
LOAD_3, 49	LOAD1_OCP_TRIP, 53
loadNets, 52	LOAD2_OCP_TRIP, 53
loadSettings, 52	LOAD3_OCP_TRIP, 53
loadStage, 50, 51	LOAD4_OCP_TRIP, 53
loadStageNets, 50	setAcOcpLevel, 56
loadStageSettings, 50	setDcMidOcpLevel, 56
runAll, 51	setLoadOcpLevel, 56
setupNets, 51	tripAcOcp, 57
stopAll, 51	ocpLevel
stopAllFlag, 52	acStageSettings, 19
XFMR_STAGE, 49	loadStageSettings, 23
xfmrNets, 52	xfmrStageSettings, 25
xfmrSettings, 52	Opp.h, 57
xfmrStageNets, 50	AC_OPP_TRIP, 58
xfmrStageSettings, 50	checkAcOpp, 58
midOvpLevel	checkLoadOpp, 58
xfmrStageSettings, 25	clearAcOpp, 59
midVMax	clearLoadOpp, 59
xfmrStageSettings, 25	DCHV_OPP_TRIP, 58
midVScale	DCMID_OPP_TRIP, 58
xfmrStageSettings, 25	getAcOppState, 59
midVSnsNet	getLoadOppState, 59
xfmrStageNets, 24	LOAD1_OPP_TRIP, 58
mode	LOAD2_OPP_TRIP, 58
acStageSettings, 19	LOAD3_OPP_TRIP, 58
msgBuffer	LOAD4_OPP_TRIP, 58
i2cMsg, 21	oppLevel
msgStatus	loadStageSettings, 23
i2cMsg, 21	Otp.h, 59
-	,

AC_OTP_TRIP, 61	acStageSettings, 19
checkAcOtp, 61	loadStageSettings, 23
checkDcOtp, 61	DUM (DDD
checkExtOtp, 62	PWM_1_PRD
checkLoadOtp, 62	Pwm.h, 71
clearAcOtp, 62	PWM_2_PRD
clearDcOtp, 62	Pwm.h, 71
clearExtOtp, 62	PWM_3_PRD
clearLoadOtp, 63	Pwm.h, 72
DC_OTP_TRIP, 61	PWMDRV_2ch_UpCnt_Duty1A
EXT1_OTP_TRIP, 61	Pwm.h, 72
EXT2_OTP_TRIP, 61	PWMDRV_2ch_UpCnt_Duty1B
getAcOtp, 63	Pwm.h, 72
getAcOtpState, 63	PWMDRV_2ch_UpCnt_Duty2A
getDcOtp, 63	Pwm.h, 72
getDcOtpState, 63	PWMDRV_2ch_UpCnt_Duty2B
getExtOtp, 64	Pwm.h, 72
getExtOtpState, 64	PWMDRV_2ch_UpCnt_Duty3A
getLoadOtp, 64	Pwm.h, 72
getLoadOtpState, 64	PWMDRV 2ch UpCnt Duty3B
LOAD1_OTP_TRIP, 61	Pwm.h, 72
	Pwm.h, 71
LOAD2_OTP_TRIP, 61 LOAD3 OTP TRIP, 61	DPL ISR, 72
:	initPwm, 72
LOAD4_OTP_TRIP, 61	PWM 1 PRD, 71
RSRVD_OTP_TRIP, 61	PWM 2 PRD, 71
setAcOtp, 65	PWM 3 PRD, 72
setDcOtp, 65	PWMDRV_2ch_UpCnt_Duty1A, 72
setExtOtp, 65	PWMDRV_2ch_UpCnt_Duty1B, 72
setLoadOtp, 65	PWMDRV_2ch_UpCnt_Duty2A, 72
otpLevel	PWMDRV_2ch_UpCnt_Duty2B, 72
acStageSettings, 19	PWMDRV_2ch_UpCnt_Duty3A, 72
loadStageSettings, 23	PWMDRV_2ch_UpCnt_Duty3B, 72
xfmrStageSettings, 25	pwmDutyNet
Ovp.h, 66	xfmrStageNets, 24
AC_OVP_TRIP, 67	XIIIII Stage Nets, 24
checkAcOvp, 67	RECP_SQRT_2
checkDcHvOvp, 67	Settings.h, 78
checkLoadOvp, 68	RSRVD_OTP_TRIP
clearAcOvp, 68	Otp.h, 61
clearDcHvOvp, 68	readTemperature
clearDcMidOvp, 68	Tmp.h, 93
clearLoadOvp, 68	resetEnableControl
DCHV_OVP_TRIP, 67	EnableCtrl.h, 43
DCMID_OVP_TRIP, 67	rstAcTripzone
getAcOvpLevel, 68	Comparator.h, 39
getAcOvpState, 69	•
getDcHvOvpLevel, 69	rstDcTripzone
getDcHvOvpState, 69	Comparator.h, 39
getDcMidOvpState, 69	runAll
getLoadOvpState, 69	MacroNets.h, 51
LOAD1_OVP_TRIP, 67	SCIPALID MINI
LOAD2_OVP_TRIP, 67	SCIBAUD_MIN
LOAD2_OVP_TRIP, 67 LOAD3_OVP_TRIP, 67	Sci.h, 73
	SCIFFRX_INT_LVL
LOAD4_OVP_TRIP, 67	Sci.h, 73
setAcOvpLevel, 70	SCIFFTX_FILL_LVL
setDcHvOvpLevel, 70	Sci.h, 73
tripDcMidOvp, 70	SCIFFTX_INT_LVL
ovpLevel	Sci.h, 74

SCPI specificCmds.h, 74	setDcMidOcpLevel
SGENTI 1ch VOut	Ocp.h, 56
SineGen.h, 82	setDcOtp
SIN CHANNEL	Otp.h, 65
SineGen.h, 80	setExtOtp
SIN_DFLT_F	Otp.h, 65
	•
SineGen.h, 80	setLoadlCoef
SIN_DFLT_F_MAX	Cntl.h, 33
SineGen.h, 80	setLoadOcpLevel
SIN_DFLT_GAIN	Ocp.h, 56
SineGen.h, 80	setLoadOtp
SIN_DFLT_OFST	Otp.h, 65
SineGen.h, 80	setLoadSlewStep
SIN DFLT PHSE	SlewControl.h, 84
SineGen.h, 80	setLoadSlewTarget
SIN DFLT RCTFY	SlewControl.h, 84
- -	setLoadState
SineGen.h, 80	
SIN_F_SPL	SlewControl.h, 85
SineGen.h, 81	setSineGainTarget
SPI_DFLT_BAUD	SineGen.h, 81
Spi.h, 86	setSineState
SPI_DFLT_CPHA	SineGen.h, 82
Spi.h, 86	Settings.h, 75
SPI DFLT CPOL	AC IRMSLVL MAX, 76
Spi.h, 86	AC PWRLVL FIX, 76
SPI FFRX INTLVL	AC VRMSLVL MAX, 76
Spi.h, 86	CHANNEL_OOB, 76
SPI_FFTX_FILLVL	DCMID_VDCLVL_FIX, 77
Spi.h, 87	DEBUG, 77
SPI_FFTX_INTLVL	DUAL_CNTL_AC, 77
Spi.h, 87	I2C_BUS_BUSY, 77
SQRT_2	I2C_INVALID_ISRC, 77
Settings.h, 78	I2C_READ_WRONG_MSG, 77
scSetLoadStateAll	I2C_STP_NOT_READY, 77
SlewControl.h, 84	I2C_WRITE_WRONG_MSG, 77
Sci.h, 72	INCR_BUILD, 77
SCIBAUD_MIN, 73	LOAD_IDCLVL_MAX, 77
SCIFFRX_INT_LVL, 73	LOAD_PWRLVL_FIX, 77
SCIFFTX_FILL_LVL, 73	LOAD_VDCLVL_FIX, 77
SCIFFTX_INT_LVL, 74	NUM_CHNLS, 78
scilnit, 74	OCP_TRIP, 78
sciTx, 74	OPP_TRIP, 78
scilnit	OTP_TRIP, 78
Sci.h, 74	OVP TRIP, 78
sciTx	RECP SQRT 2, 78
Sci.h, 74	SQRT_2, 78
setAcDac	uSec100, 78
Comparator.h, 39	VAC_R1, 78
setAcOcpLevel	VAC_R2, 78
Ocp.h, 56	VALUE_OOB, 78
setAcOtp	VDDA, 78
Otp.h, 65	VMID_R1, 79
setAcOvpLevel	VMID_R2, 79
Ovp.h, 70	VSSA, 79
setAcVCoef	XFMR PWMF FIX, 79
Cntl.h, 33	setupNets
setDcHvOvpLevel	MacroNets.h, 51
Ovp.h, 70	SineGen.h, 79
Ονρ.π, 70	Onledenin, 73

getSineGainTarget, 81	StateMachine.h, 89
getSineState, 81	Alpha_State_Ptr, 90
initSine, 81	initStateMachine, 90
SGENTI_1ch_VOut, 82	stopAll
SIN CHANNEL, 80	MacroNets.h, 51
SIN_DFLT_F, 80	stopAllFlag
	MacroNets.h, 52
SIN_DFLT_F_MAX, 80	Macronets.11, 32
SIN_DFLT_GAIN, 80	TMP E T COLD
SIN_DFLT_OFST, 80	TMP_E_T_COLD
SIN_DFLT_PHSE, 80	Tmp.h, 92
SIN_DFLT_RCTFY, 80	TMP_SCL_OFST
SIN_F_SPL, 81	Tmp.h, 92
setSineGainTarget, 81	TMP_V0C_OFST
setSineState, 82	Tmp.h, 93
updateSineGain, 82	Timers.h, 90
updateSineSignal, 82	timersSetupReal, 90
slaveAddress	timersSetupReal
i2cMsg, 21	Timers.h, 90
slavePtrAddrHigh	Tmp.h, 91
	ADC I2C ADDR, 92
i2cMsg, 21	ADC I2C BASE ADDR, 92
slavePtrAddrLow	ADC_NUM_CHNL, 92
i2cMsg, 21	ADC STPS, 92
SlewControl.h, 82	ADC_SW3A_STATE, 92
getLoadSlewStep, 83	
getLoadSlewTarget, 83	ADC_SW3B_STATE, 92
getLoadState, 84	ADC_VREF, 92
scSetLoadStateAll, 84	initTemperature, 93
setLoadSlewStep, 84	readTemperature, 93
setLoadSlewTarget, 84	TMP_E_T_COLD, 92
setLoadState, 85	TMP_SCL_OFST, 92
updateLoadSlew, 85	TMP_V0C_OFST, 93
slewRate	transPol
loadStageSettings, 23	Spi.h, 87
-	tripAcOcp
slewTarget	Ocp.h, 57
loadStageSettings, 23	tripDcMidOvp
Spi.h, 85	Ovp.h, 70
SPI_DFLT_BAUD, 86	
SPI_DFLT_CPHA, 86	uSec100
SPI_DFLT_CPOL, 86	Settings.h, 78
SPI_FFRX_INTLVL, 86	updateLoadSlew
SPI_FFTX_FILLVL, 87	SlewControl.h, 85
SPI_FFTX_INTLVL, 87	updateSineGain
spiCPha, 87	SineGen.h, 82
spilnit, 88	updateSineSignal
spiLpbk, 87	SineGen.h, 82
spiMode, 87	Ollieden.ii, 02
spiTx, 89	VAC R1
transPol, 87	Settings.h, 78
spiCPha	VAC R2
Spi.h, 87	_
•	Settings.h, 78
spilnit	VALUE_OOB
Spi.h, 88	Settings.h, 78
spiLpbk	VDDA
Spi.h, 87	Settings.h, 78
spiMode	vFdbkNet
Spi.h, 87	acStageNets, 17
spiTx	loadStageNets, 22
Spi.h, 89	vGainLmt

acStageSettings, 19
VMID_R1
Settings.h, 79
VMID_R2
Settings.h, 79
vMax
loadStageSettings, 23
vMaxRms
acStageSettings, 19
vRefNet
acStageNets, 17
VSSA
Settings.h, 79
vScale
acStageSettings, 19
loadStageSettings, 23
XFMR_PWMF_FIX
Settings.h, 79
XFMR_STAGE
MacroNets.h, 49
xfmrNets
MacroNets.h, 52
xfmrSettings
MacroNets.h, 52
xfmrStageNets, 23
hvVSnsNet, 24
iSnsNet, 24
MacroNets.h, 50
midVSnsNet, 24
pwmDutyNet, 24
xfmrStageSettings, 24
enable, 25
hvOvpLevel, 25
hvVMax, 25
hvVScale, 25
iMax, 25
iScale, 25
MacroNets.h, 50
midOvpLevel, 25
midVMax, 25
midVScale, 25
ocpLevel, 25
otpLevel, 25
orpedver, 20