



#### **Instrucciones AVR**

- Arithmetic and Logic instructions
- Branch instructions
- Bit and Bit-Test instructions
- Data Transfer instructions
- MCU Control instructions



### **Arithmetic and Logic instructions**

ADD Rd, Rr Add two Registers
ADC Rd, Rr Add with Carry two Registers
ADIW RdI,K Add Immediate to Word

SUB Rd, Rr Subtract two Registers
SUBI Rd, K Subtract Constant from Register
SBC Rd, Rr Subtract with Carry two Registers
SBCI Rd, K Subtract with Carry Constant from Reg.
SBIW RdI,K Subtract Immediate from Word

AND AND Rd, Rr Logical AND Registers
ANDI Rd, K Logical AND Register and Constant

3



### **Arithmetic and Logic instructions**

OR Rd, Rr Logical OR Registers
ORI Rd, K Logical OR Register and Constant

EOR Rd, Rr Exclusive OR Registers

COM Rd One's Complement

NEG Rd Two's Complement

SBR Rd,K Set Bit(s) in Register (OR)

CBR Rd,K Clear Bit(s) in Register (AND)

TST Rd Test for Zero or Minus

CLR Rd Clear Register SER Rd Set Register



### **Arithmetic and Logic instructions**

MUL Rd, Rr Multiply Unsigned
MULS Rd, Rr Multiply Signed
MULSU Rd, Rr Multiply Signed with Unsigned
FMUL Rd, Rr Fractional Multiply Unsigned
FMULS Rd, Rr Fractional Multiply Signed
FMULSU Rd, Rr Fractional Multiply Signed

5



#### **Branch instructions**



## **Branch instructions**

CMP	CPSE Rd,Rr CP Rd,Rr CPC Rd,Rr CPI Rd,K	Compare, Skip if Equal Compare Compare with Carry Compare Register with Immediate
Skips <	SBRC Rr, b SBRS Rr, b SBIC P, b SBIS P, b	Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set

7



# **Branch instructions**

		_	
	BRBS s,	k	Branch if Status Flag Set
	BRBC s,	k	Branch if Status Flag Cleared
	BREQ k	(	Branch if Equal
	BRNE k	(	Branch if Not Equal
	BRCS k	(	Branch if Carry Set
<b>BRANCH</b>	BRCC k	(	Branch if Carry Cleared
	BRSH k	(	Branch if Same or Higher
	BRLO k	(	Branch if Lower
	BRMI k	(	Branch if Minus
	BRPL k	(	Branch if Plus
	BRGE k	(	<b>Branch if Greater or Equal, Signed</b>
	BRLT k	(	Branch if Less Than Zero, Signed



## **Branch instructions**

	BRHS	k	Branch if Half Carry Flag Set
BRANCH <	BRHC	k	Branch if Half Carry Flag Cleared
	BRTS	k	Branch if T Flag Set
	BRTC	k	Branch if T Flag Cleared
	BRVS	k	Branch if Overflow Flag is Set
	BRVC	k	Branch if Overflow Flag is Cleared
	BRIE	k	Branch if Interrupt Enabled
	BRID	k	Branch if Interrupt Disabled
			·

ę



## **Bit and Bit-Test instructions**

SBI P,b	Set Bit in I/O Register
CBI P,b	Clear Bit in I/O Register
LSL Rd	Logical Shift Left
LSR Rd	Logical Shift Right
ROL Rd	<b>Rotate Left Through Carry</b>
ROR Rd	<b>Rotate Right Through Carry</b>
ASR Rd	Arithmetic Shift Right
SWAP Rd	Swap Nibbles



#### **Bit and Bit-Test instructions**

BSET s **Flag Set** BCLR s **Flag Clear** BST Rr, b Bit Store from Register to T BLD Rd, b Bit load from T to Register **Set Carry** SEC **Clear Carry** CLC SEN **Set Negative Flag Clear Negative Flag** CLN SEZ **Set Zero Flag** CLZ **Clear Zero Flag** 

1



#### **Bit and Bit-Test instructions**

SEI	Global Interrupt Enable
CLI	Global Interrupt Disable
SES	Set Signed Test Flag
CLS	Clear Signed Test Flag
SEV	<b>Set Twos Complement Overflow</b>
CLV	<b>Clear Twos Complement Overflow</b>
SET	Set T in SREG
CLT	Clear T in SREG
SEH	Set Half Carry Flag in SREG
CLH	Clear Half Carry Flag in SREG



### **Data Transfer instructions**

MOVs MOV Rd, Rr Move Between Registers Copy Register Word

13



## **Data Transfer instructions**

LDs <	LDI Rd, K	Load Immediate
	LD Rd, X	Load Indirect
	LD Rd, X+	Load Indirect and Post-Inc.
	LD Rd, - X	Load Indirect and Pre-Dec.
	LD Rd, Y	Load Indirect
	LD Rd, Y+	Load Indirect and Post-Inc.
	LD Rd, - Y	Load Indirect and Pre-Dec.
	LDD Rd,Y+q	<b>Load Indirect with Displacement</b>
	LD Rd, Z	Load Indirect
	LD Rd, Z+	Load Indirect and Post-Inc.
	LD Rd, -Z	Load Indirect and Pre-Dec.
	LDD Rd, Z+q	<b>Load Indirect with Displacement</b>
	LDS Rd, k	Load Direct from SRAM
	(	



## **Data Transfer instructions**

	ST X, Rr	Store Indirect
	ST X+, Rr	Store Indirect and Post-Inc.
	ST - X, Rr	Store Indirect and Pre-Dec.
	ST Y, Rr	Store Indirect
	ST Y+, Rr	Store Indirect and Post-Inc.
	ST - Y, Rr	Store Indirect and Pre-Dec.
STs <sup>4</sup>	STD Y+q,Rr	Store Indirect with Displacement
	ST Z, Rr	Store Indirect
	ST Z+, Rr	Store Indirect and Post-Inc.
	ST -Z, Rr	Store Indirect and Pre-Dec.
	STD Z+q,Rr	Store Indirect with Displacement
	STS k, Rr	Store Direct to SRAM

41



# **Data Transfer instructions**

Flash ≺	LPM LPM Rd, Z LPM Rd, Z+ SPM	Load Program Memory Load Program Memory Load Program Memory and Post-Inc Store Program Memory
I/O	IN Rd, P OUT P, Rr	In Port Out Port
Stack <	PUSH Rr POP Rd	Push Register on Stack Pop Register from Stack



## **MCU Control instructions**

MCU 
 NOP No Operation
 SLEEP Sleep
 WDR Watchdog Reset
 BREAK Break (For On-chip Debug Only)