
# Interprete de código de 16 bits 80x86




## Diagrama Simplificado







## Descripción




## Interprete




## Interprete



## Interprete







## Registros

	AH	AL		
Registros	ВН	BL		
Generales	СН	CL		
	DH	DL		
Registros	SP			
Apuntadores	ВР			
y de Índice	DI			
	SI			
	CS			
Registros	DS			
de	SS			
Segmento	ES			
	IP			
Registros De Banderas	Bande	ras		
De Dandelas				



### Instrucciones (1 o 2 bytes)

INC = Increment:

Register/memory 1111111 w | mod 0 0 0 r/m

Register 0 1 0 0 0 reg

**OUT** = **Output** to:

Fixed port 1110011w port

Variable port 1110111 w

PUSH = Push:

Memory 1111111 mod 110 r/m

Register 01010 reg



## Instrucciones (2, 3 o mas bytes)

Immediate to register

Memory to accumulator

Accumulator to memory

1011w reg	data	data if w=1
1010000w	addr-low	addr-high
1010001w	addr-low	addr-high

Immediate to register/memory

1100011w	mod 000 r/m	data	data if w = 1

5



#### Instrucciones

#### **FOOTNOTES**

The Effective Address (EA) of the memory operand is computed according to the mod and r/m fields:

- 11 then r/m is treated as a REG field 00 then DISP =  $0^*$ , disp-low and dispif mod if mod
- if mod if mod
- 00 then DISP = 0\*, disp-low and disphigh are absent 01 then DISP = disp-low sign-extended to 16-bits, disp-high is absent 10 then DISP = disp-high: disp-low 000 then EA = (BX) + (SI) + DISP 001 then EA = (BX) + (SI) + DISP 010 then EA = (BY) + (SI) + DISP 101 then EA = (BP) + (DI) + DISP 100 then EA = (BP) + (DI) + DISP 101 then EA = (SI) + DISP 101 then EA = (DI) + DISP 110 then EA = (DI) + DISP 110 then EA = (BP) + DISP\* 111 then EA = (BX) + DISP if r/m if r/m if r/m if r/m if r/m if r/m

DISP follows 2nd byte of instruction (before data if required)

\*except if mod = 00 and r/m = 110 then EA = disp-high: disp-low.

EA calculation time is 4 clock cycles for all modes, and is included in the execution times given whenever appropriate.

#### Segment Override Prefix

0	0	1	reg	1	1	0

reg is assigned according to the following:

	Segment
reg	Register
00	ES
01	CS
10	SS
11	DS

REG is assigned according to the following table:

16-Bit (w = 1)	8-Bit (w = 0
000 AX	000 AL
001 CX	001 CL
010 DX	010 DL
011 BX	011 BL
100 SP	100 AH
101 BP	101 CH
110 SI	110 DH
111 DI	111 BH

The physical addresses of all operands addressed by the BP register are computed using the SS segment register. The physical addresses of the destination operands of the string primitive operations (those addressed by the DI register) are computed using the ES segment, which may not be overridden.




### Instrucciones

REG is assigned according to the following table:

16-Bit (w = 1)	8-Bit ( $w = 0$ )
000 AX	000 AL
001 CX	001 CL
010 DX	010 DL
011 BX	011 BL
100 SP	100 AH
101 BP	101 CH
110 SI	110 DH
111 DI	111 BH



#### **Instrucciones**



#### Ejemplo:

Código	Campos	Mnemónico
40h	oper reg 0 1 0 0 0 0 0 0	INC AX
41h	01000 001	INC CX
	:	
47h	01000 111	INC DI



## Decodificación y Ejecución

#### Ejemplo:




### Decodificación y Ejecución

#### Ejemplo:



### Esquema de Registros





### Esquema de Registros

INC = Increment:
Register/memory

DIR. LÓGICA	CÓDIGO	MNEMÓNICO
136E:0100 136E:0102	FEC0 FEC4	INC AL INC AH
136E:0108	FE060001	INC BYTE PTR [0100]
136E:0104	FF060001	INC WORD PTR [0100]



### Declaración de Registros

```
#define WORD unsigned int
#define BYTE unsigned char
union u_reg {
                       /* Registro de 16 bits
       WORD w;
                       /* Registros de 8 bits
       BYTE L;
       BYTE H;
                       /* Registros de 8 bits
};
                              Ejemplo
                                /* declarando a AX como:
                                                                */
                                union u_reg AX;
   Dir. X
                                /* se puede accesar como
                                                                */
  Dir. X+1
                                AX.w = 0x1234; /* 16 bits
                                /* 8 bits */
                                AX.L = 0x23;
                                                /* AL
         Memoria
                                AX.H = 0xef;
                                               /* AH
```



#### Declaración de Registros

```
#define WORD unsigned int
#define BYTE unsigned char
union u_reg {
       WORD w;
                      /* Registro de 16 bits
       BYTE b[2];
                      /* Registros de 8 bits
      BYTE L;
      BYTE H;
};
                              Ejemplo:
                                /* declarando a AX como:
                                                              */
                                union u_reg AX;
   Dir. X
                    b[0]
                                /* se puede accesar como
  Dir. X+1
                    b[1]
                                AX.w = 0x1234; /* 16 bits
                                /* 8 bits */
                                Ax.b[0] = 0x23;
         Memoria
                                                       /* AH
                                Ax.b[1] = 0xef;
```



### Declaración de Registros

```
#define WORD unsigned int
#define BYTE unsigned char
union u_reg {
                      /* Registro de 16 bits
       WORD w;
       BYTE b[2];
                      /* Registros de 8 bits
};
/* nuevo tipo de dato */
typedef union u_reg Registro;
/* Ejemplo de Acceso */
Registro AX;
AX.w = 0x1234;
                      /* Como registro de 16 bits
                      /* Como registro de 8 bits (baja)
Ax.b[0] = 0xff;
                      /* Como registro de 8 bits (alta)
AX.b[1] = 0x3f;
```



### Declaración de Registros

```
#define WORD unsigned int
#define BYTE unsigned char
union u_reg {
       WORD w;
                     /* Registro de 16 bits
                     /* Registros de 8 bits
       BYTE b[2];
};
                                                       Memoria
typedef union u_reg Registro; /* nuevo tipo de dato */
Registro Reg[8];
                                              Reg[0]
                                                                 ΑХ
/* Acceso a nuevo tipo de dato */
                                              Reg[1]
                                                                 CX
                                              Reg[7]
                                                                 DI
```



### Acceso a Registros

• Caso de Registros de 16 bits

```
/* si REG=7 */
dato=Reg[REG].w;
/* si REG=0 */
dato=Reg[REG].w;
/* si REG=3 */
dato=Reg[REG].w; //
```

Reg			
16-Bit (w = 1)	8-Bit (w = 0)		
000 AX	000 AL		
001 CX	001 CL		
010 DX	010 DL		
011 BX	011 BL		
100 SP	100 AH		
101 BP	101 CH		
110 SI	110 DH		
111 DI	111 BH		



#### Acceso a Registros


• Caso de Registros de 8 bits

```
/* si REG=0 → AL*/

dato=Reg[REG].b[REG];

/* si REG=1 → CL */

dato=Reg[REG].b[REG],
```





#### Acceso a Registros

• Caso de Registros de 8 bits


```
/* si REG=0 → AL*/
dato=Reg[REG].b[REG],

/* si REG=1 → CL */
dato=Reg[REG].b[REG],

/* si REG=1 → CL */
dato=Reg[ REG & 4].b[ REG / 4];

#define REG_PG16( reg ) reg & 0x03
#define REG_HL (reg) reg>>2

dato=Reg[ REG_PG( REG) ].b[ REG_HL( REG) ];
```






#### Acceso a Registros

#### Caso de General

```
#define REG_PG16( reg ) reg & 0x03
#define REG_HL (reg) reg>>2
registro=codigo.reg;
If (codigo.w == 1)
        Reg[ registro ].w++;
else
```



Reg[ REG\_PG( registro ) ].b[ REG\_HL( registro ) ]++;



### Decodificación de Instrucciones (2 bytes)

#### **FOOTNOTES**

The Effective Address (EA) of the memory operand is computed according to the mod and r/m fields: 11 then r/m is treated as a REG field 00 then DISP = 0\*, disp-low and dispif mod high are absent

high are absent
O1 then DISP = disp-low sign-extended to 16-bits, disp-high is absent
10 then DISP = disp-high: disp-low
000 then EA = (BX) + (SI) + DISP
001 then EA = (BX) + (DI) + DISP
010 then EA = (BP) + (SI) + DISP
011 then EA = (BP) + (DI) + DISP
100 then EA = (SI) + DISP
101 then EA = (DI) + DISP
101 then EA = (DI) + DISP
110 then EA = (BP) + DISP\* if mod if mod if r/m if r/m if r/m if r/m

if r/m if r/m 110 then EA = (BP) + DISP\* 111 then EA = (BX) + DISP if r/m

DISP follows 2nd byte of instruction (before data if

\*except if mod = 00 and r/m = 110 then EA = disp-high: disp-low.

EA calculation time is 4 clock cycles for all modes, and is included in the execution times given whenever appropriate.

#### Segment Override Prefix

0	0	1	rea	1	1	0
١.	U		reg		- 1	U

reg is assigned according to the following:

	Segment
reg	Register
00	ES
01	CS
10	SS
11	DS

REG is assigned according to the following table:

16-Bit (w = 1)	8-Bit (w = 0)
000 AX	000 AL
001 CX	001 CL
010 DX	010 DL
011 BX	011 BL
100 SP	100 AH
101 BP	101 CH
110 SI	110 DH
111 DI	111 BH

The physical addresses of all operands addressed by the BP register are computed using the SS segment register. The physical addresses of the desti-nation operands of the string primitive operations (those addressed by the DI register) are computed using the ES segment, which may not be overridden.




## Decodificación de Instrucciones (2 bytes)

DATA TRANSFER MOV = Move:				
Register to Register/Memory	1000100w	mod reg r/m		
Register/memory to register	1000101w	mod reg r/m		
Immediate to register/memory	1100011w	mod 000 r/m	data	data if w = 1
Immediate to register	1011w reg	data	data if w= 1	
Memory to accumulator	1010000w	addr-low	addr-high	
Accumulator to memory	1010001w	addr-low	addr-high	
Register/memory to segment register	10001110	mod 0 reg r/m		
Segment register to register/memory	10001100	mod 0 reg r/m		




## Decodificación de Instrucciones





### Decodificación de Instrucciones






## Decodificación de Instrucciones (2 bytes)

DATA TRANSFER MOV = Move:				
Register to Register/Memory	1000100w	mod reg r/m		
Register/memory to register	1000101w	mod reg r/m		
Immediate to register/memory	1100011w	mod 000 r/m	data	data if w = 1
Immediate to register	1011w reg	data	data if w= 1	_
Memory to accumulator	1010000w	addr-low	addr-high	7
Accumulator to memory	1010001w	addr-low	addr-high	
Register/memory to segment register	10001110	mod 0 reg r/m		
Segment register to register/memory	10001100	mod 0 reg r/m		




### Decodificación de Instrucciones (2 bytes)






### Decodificación de Instrucciones





### Decodificación de Instrucciones






## Decodificación de Instrucciones (2 bytes)

DATA TRANSFER MOV = Move:				
Register to Register/Memory	1000100w	mod reg r/m		
Register/memory to register	1000101w	mod reg r/m		
Immediate to register/memory	1100011w	mod 000 r/m	data	data if w = 1
Immediate to register	1011w reg	data	data if w= 1	
Memory to accumulator	1010000w	addr-low	addr-high	
Accumulator to memory	1010001w	addr-low	addr-high	
Register/memory to segment register	10001110	mod 0 reg r/m		
Segment register to register/memory	10001100	mod 0 reg r/m		




#### Continuación...






#### Continuación...






#### Continuación...






#### Continuación...




### м

### Continuación... (una mas del mismo tipo)





#### Continuación...






## Decodificación de Instrucciones (2 bytes)

#### DATA TRANSFER

MOV = Move:				
Register to Register/Memory	1000100w	mod reg r/m		
Register/memory to register	1000101w	mod reg r/m		
Immediate to register/memory	1100011w	mod 000 r/m	data	data if w = 1
Immediate to register	1011w reg	data	data if w= 1	
Memory to accumulator	1010000w	addr-low	addr-high	
Accumulator to memory	1010001w	addr-low	addr-high	
Register/memory to segment register	10001110	mod 0 reg r/m		
Segment register to register/memory	10001100	mod 0 reg r/m		




## Decodificación de Instrucciones (2 bytes)





## Decodificación de Instrucciones (2 bytes)







#### Decodificación de Instrucciones JMP condicional

JE/JZ = Jump on equal/zero	01110100	disp
JL/JNGE = Jump on less/not greater or equal	01111100	disp
JLE/JNG = Jump on less or equal/not greater	01111110	disp
JB/JNAE = Jump on below/not above or equal	01110010	disp
JBE/JNA = Jump on below or equal/not above	01110110	disp
JP/JPE = Jump on parity/parity even	01111010	disp
JO = Jump on overflow	01110000	disp
JS = Jump on sign	01111000	disp
JNE/JNZ = Jump on not equal/not zero	01110101	disp
JNL/JGE = Jump on not less/greater or equal	01111101	disp
JNLE/JG = Jump on not less or equal/greater	01111111	disp
JNB/JAE = Jump on not below/above or equal	01110011	disp
JNBE/JA = Jump on not below or equal/above	01110111	disp
JNP/JPO = Jump on not par/par odd	01111011	disp
JNO = Jump on not overflow	01110001	disp
JNS = Jump on not sign	01111001	disp
JCXZ = Jump on CX zero	11100011	disp
LOOP = Loop CX times	11100010	disp
LOOPZ/LOOPE = Loop while zero/equal	11100001	disp
LOOPNZ/LOOPNE = Loop while not zero/equal	11100000	disp



### Decodificación de Instrucciones JMP y CALL







### Decodificación de Instrucciones JMP y CALL

#### JMP = Unconditional jump: Short/long 11101011 disp-low Direct within segment 11101001 disp-low disp-high Register/memory 11111111 mod 1 0 0 r/m indirect within segment 11101010 Direct intersegment segment offset segment selector Indirect intersegment 11111111 mod 1 0 1 r/m $(mod \neq 11)$