






Características del Puerto Serie (USART)

- Operación Full Duplex
 - Registros de Transmisión y Recepción Independientes
- Operación Síncrona o Asíncrona
 - Síncrono (una line de datos y otra de reloj)
 - Asíncrono (solo una línea de Datos TX o RX)
- Tramas con: 5, 6, 7, 8, or 9 bits de datos y 1 o 2 bits de paro (stop bits)
- Generador de paridad par o impar con soporte de verificación de paridad por circuitería.
- Detección de errores (OverRun Detection and Framing Error Detection)
- Filtrado de ruido que incluye detección de inicio de bit en falso
- · Tres fuentes de interrupción :
 - Transmisión Complete (TX Complete)
 - Registro de Transmisión de dato vacío (TX Data Register Empty)
 - Recepión Complete (RX Complete)
- · Modo de comunicación asíncrona con doble velocidad









Cálculo para velocidad (Tx / Rx)

Operating Mode	Equation for Calculating Baud Rate ⁽¹⁾	Equation for Calculating UBRR Value
Asynchronous Normal mode (U2Xn = 0)	$BAUD = \frac{f_{OSC}}{16(UBRRn + 1)}$	$UBRRn = \frac{f_{OSC}}{16BAUD} - 1$
Asynchronous Double Speed mode (U2Xn = 1)	$BAUD = \frac{f_{OSC}}{8(UBRRn + 1)}$	$UBRRn = \frac{f_{OSC}}{8BAUD} - 1$
Synchronous Master mode	$BAUD = \frac{f_{OSC}}{2(UBRRn + 1)}$	$UBRRn = \frac{f_{OSC}}{2BAUD} - 1$

Note: 1. The baud rate is defined to be the transfer rate in bit per second (bps).

BAUD Baud rate (in bits per second, bps).

fosc System Oscillator clock frequency.

UBRRn Contents of the UBRRHn and UBRRLn Registers, (0-4095).

7



Pre-escalador del Reloj Principal)

Bit	7	6	5	4	3	2	1	0	
(0x61)	CLKPCE	-	-	-	CLKPS3	CLKPS2	CLKPS1	CLKPS0	CLKPR
Read/Write	R/W	R	R	R	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0		See Bit D	escription		


CLKPS3	CLKPS2	CLKPS1	CLKPS0	Clock Division Factor
0	0	0	0	1
0	0	0	1	2
0	0	1	0	4
0	0	1	1	8
0	1	0	0	16
0	1	0	1	32
0	1	1	0	64
0	1	1	1	128
1	0	0	0	256
1	0	0	1	Reserved
1	0	1	0	Reserved
1	0	1	1	Reserved
1	1	0	0	Reserved
1	1	0	1	Reserved
1	1	1	0	Reserved
1	1	1	1	Reserved



Ejemplo de Inicialización:

```
#define FOSC 1843200// Clock Speed
#define BAUD 9600
#define (MYUBRR FOSC/16/BAUD-1)
void main( void )
{...
USART_Init ( MYUBRR );
...} // main
void USART_Init( unsigned int ubrr) {
/* Set baud rate */
UBRRH = (unsigned char) (ubrr>>8);
UBRRL = (unsigned char) ubrr;
/* Enable receiver and transmitter */
UCSRB = (1<<RXEN) | (1<<TXEN);
/* Set frame format: 8data, 2stop bit */
UCSRC = (1<<USBS) | (3<<UCSZO);
} // USART_Init</pre>
```

9





Registros:

USART Control and Status Register A – UCSRA

Read/Write

7	6	5	4	3	2	1	0
RXCn	TXCn	UDREn	FEn	DORn	UPEn	U2Xn	MPCMn
R	R/W	R	R	R	R	R/W	R/W
0	0	1	0	0	0	0	0

Bit 7 – RXC: USART Receive Complete Bit 6 – TXC: USART Transmit Complete Bit 5 – UDRE: USART Data Register Empty

Bit 4 – FE: Frame Error Bit 3 – DOR: Data OverRun Bit 2 – UPE: USART Parity Error

Bit 1 – U2X: Double the USART Transmission Speed Bit 0 – MPCM: Multi-processor Communication Mode

11



Registros:

USART Control and Status Register B – UCSRB

Read/Write

7	6	5	4	3	2	1	0
RXCIEn	TXCIEn	UDRIEn	RXENn	TXENn	UCSZn2	RXB8n	TXB8n
R/W	R/W	R/W	R/W	R/W	R/W	R	R/W
0	0	0	0	0	0	0	0

Bit 7 – RXCIE: RX Complete Interrupt Enable Bit 6 – TXCIE: TX Complete Interrupt Enable

Bit 5 - UDRIE: USART Data Register Empty Interrupt Enable

Bit 4 – RXEN: Receiver Enable Bit 3 – TXEN: Transmitter Enable Bit 2 – UCSZ2: Character Size Bit 1 – RXB8: Receive Data Bit 8 Bit 0 – TXB8: Transmit Data Bit 8



Registros:

USART Control and Status Register C - UCSRC

Bit	7	6	5	4	3	2	1	0
	UMSELn1	UMSELn0	UPMn1	UPMn0	USBSn	UCSZn1	UCSZn0	UCPOLn
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	1	1	0

Bit 6 - UMSEL: USART Mode Select

UMSEL	Mode
0	Asynchronous Operation
1	Synchronous Operation

Bit 5:4 - UPM1:0: Parity Mode

UPM1	UPM0	Parity Mode
0	0	Disabled
0	1	Reserved
1	0	Enabled, Even Parity
1	1	Enabled, Odd Parity

13



Registros:

Bit 3 - USBS: Stop Bit Select

USBS	Stop Bit(s)
0	1-bit
1	2-bit

Bit 2:1 - UCSZ1:0: Character Size

UCSZ2	UCSZ1	UCSZ0	Character Size
0	0	0	5-bit
0	0	1	6-bit
0	1	0	7-bit
0	1	1	8-bit
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	9-bit


Bit 0 - UCPOL: Clock Polarity

UCPOL	Transmitted Data Changed (Output of TxD Pin)	Received Data Sampled (Input on RxD Pin)			
0	Rising XCK Edge	Falling XCK Edge			
1	Falling XCK Edge	Rising XCK Edge			



Registros:

USART Baud Rate Registers – UBRRL and UBRRH



Bit 15:12 - Reserved Bits

Bit 11:0 - UBRR11:0: USART Baud Rate Register

15



Velocidades según f_{osc}

	f _{osc} = 1.0000MHz			f _{osc} = 1.8432MHz				f _{osc} = 2.0000MHz				
Baud Rate	U2Xn = 0		U2Xn = 1		U2X	U2Xn = 0		U2Xn = 1		n = 0	U2Xn = 1	
[bps]	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error
2400	25	0.2%	51	0.2%	47	0.0%	95	0.0%	51	0.2%	103	0.2%
4800	12	0.2%	25	0.2%	23	0.0%	47	0.0%	25	0.2%	51	0.2%
9600	6	-7.0%	12	0.2%	11	0.0%	23	0.0%	12	0.2%	25	0.2%
14.4K	3	8.5%	8	-3.5%	7	0.0%	15	0.0%	8	-3.5%	16	2.1%
19.2K	2	8.5%	6	-7.0%	5	0.0%	11	0.0%	6	-7.0%	12	0.2%
28.8K	1	8.5%	3	8.5%	3	0.0%	7	0.0%	3	8.5%	8	-3.5%
38.4K	1	-18.6%	2	8.5%	2	0.0%	5	0.0%	2	8.5%	6	-7.0%
57.6K	0	8.5%	1	8.5%	1	0.0%	3	0.0%	1	8.5%	3	8.5%
76.8K	_	_	1	-18.6%	1	-25.0%	2	0.0%	1	-18.6%	2	8.5%
115.2K	_	-	0	8.5%	0	0.0%	1	0.0%	0	8.5%	1	8.5%
230.4K	-	-	_	-	-	_	0	0.0%	-	-	-	-
250K	-	_	_	-	-	-	_	_	-	_	0	0.0%
Max.(1)	62.5Kbps 125Kbps		Kbps	115.2	2Kbps	230.4	Kbps	125	Kbps	250	Kbps	

Note: 1. UBRR = 0, Error = 0.0%



Transmisión:

```
void USART_Transmit( unsigned char data )
{
   /* Wait for empty transmit buffer */
   while ( !( UCSRnA & (1<<UDREn)) )
     ;
   /* Put data into buffer, sends the data */
   UDRn = data;
}</pre>
```