
# Microprocedadores y Micrcontroladores

Microprocesador 80x86 – 16 bits Generador de Reloj 8284 Demultiplexión de ductos



#### **Generador de Reloj 8284A**


#### - Terminales



### и.

#### **Generador de Reloj 8284A**


- Diagrama de bloques interno






#### **Generador de Reloj 8284A**


- Conexión con el microprocesador 8088




### Demultiplexión de ductos (8088)



### Demultiplexión de ductos (8086)




#### **Ductos totalmente reforzados (8088)**



## м

### Temporización de ductos


#### Ciclo de escritura simplificado




## м

### Temporización de ductos

#### Ciclo de lectura simplificado




### Temporización de ductos Ciclo de escritura según especificaciones




## **Temporización de ductos**

#### Circuito para generar ciclos de espera




### Temporización de ductos

#### Circuito para generar ciclos de espera




#### Sistema en modo mínimo




### 

#### Interfaz a memoria



## ×

#### Memoria EPROM 2716 (2Kx8)




### Memoria EPROM 2716 (2Kx8)

#### A.C. Characteristics

$$T_A = 0^{\circ}C$$
 to  $70^{\circ}C$ ,  $V_{CC}^{\{1\}} = +5V \pm 5\%$ ,  $V_{PP}^{\{2\}} = V_{CC} \pm 0.6V^{\{3\}}$ 

Symbol			Limits				
	Parameter	Min.	Min. Typ. <sup>[4]</sup> M		Unit	Test Conditions	
t <sub>ACC1</sub>	Address to Output Delay		250	450	ns	PD/PGM = CS = VIL	
t <sub>ACC2</sub>	PD/PGM to Output Delay		280	450	ns	CS = VIL	
tco	Chip Select to Output Delay			120	ns	PD/PGM = VIL	
tpF	PD/PGM to Output Float	0		100	ns	CS = VIL	
t <sub>DF</sub>	Chip Deselect to Output Float	0		100	ns	PD/PGM = VIL	
tон	Address to Output Hold	0			ns	PD/PGM = CS = VIL	

#### WAVEFORMS




### Memoria EPROM 2716 (2Kx8)

#### A.C. Characteristics


$$T_A = 0^{\circ}C$$
 to  $70^{\circ}C$ ,  $V_{CC}^{\{1\}} = +5V \pm 5\%$ ,  $V_{PP}^{\{2\}} = V_{CC} \pm 0.6V^{\{3\}}$ 

Symbol			Limits				
	Parameter	Min.	Min. Typ. <sup>[4]</sup> M		Unit	Test Conditions	
t <sub>ACC1</sub>	Address to Output Delay		250	450	ns	PD/PGM = CS = VIL	
t <sub>ACC2</sub>	PD/PGM to Output Delay		280	450	ns	CS = VIL	
tco	Chip Select to Output Delay			120	ns	PD/PGM = VIL	
tpF	PD/PGM to Output Float	0		100	ns	CS = VIL	
t <sub>DF</sub>	Chip Deselect to Output Float	0		100	ns	PD/PGM = VIL	
tон	Address to Output Hold	0			ns	PD/PGM = CS = VIL	

#### WAVEFORMS



### Memoria RAM 62256 (32Kx8)




#### PIN FUNCTION

A <sub>0</sub> - A <sub>14</sub> IO <sub>0</sub> - IO <sub>7</sub> CS OE WE V <sub>CC</sub> GND	Addresses Data connections Chip select Output enable Write enable +5V Supply Ground
---	---


## M

#### **Decodificador de Memoria**






#### **Decodificador de Memoria**




	Inputs					0								
E	Enable			Select			Outputs							
G2A	G2B	G١	С	В	Α	$\overline{0}$	1	2	3	4	5	6	7	
1	X	Х	X	Х	X	1	1	-	1	1	1	1	1	
X	1	Х	X	X	Х	1	1	ì	i	1	1	1	1	
X	X	0	X	Х	X	1	1	1	1	1	1	1	1	
0	0	-	0	0	0	0	-	1	1	1	1	1	1	
()	0	1	0	0	1	1	0	1	-	1	1	1	1	
0	0	1	0	1	0	1	1	0	1	1	1	1	1	
0	0	1	0	1	1	1	1	1	0	1	1	1	1	
0	0	1	1	0	0	1	1	1	1	0	1	1	1	
0	0	1	1	0	١	1	1	1	1	1	0	1	1	
0	0	1	1	1	0	1	1	1	1	1	1	0	-	
0	0	1	1	1	1	1	1	1	1	1	1	1	0	

### Decodificador de Memoria (múltiple)



## 7

### Decodificador de Memoria (PLD)



```
TITLE
           Address Decoder
PATTERN
           Test 1
REVISION
AUTHOR
           Barry B. Brey
COMPANY
           BreyCo
DATE
            6/0/90
CHIP
            DECODERI PALIGLE
point 1 2 3 4 5 6 7 8 9 10
    A19 A18 A17 A16 A15 A14 A13 NC NC GND
ppins 11 12 13 14 15 16 17 18 19 20
     MC 08 07 06 05 04 03 02 01 VCC
EQUATIONS.
/01 - A19 * A18 * A17 * A16 * /A15 * /A14 * /A13
/02 = A19 * A18 * A17 * A16 * /A15 * /A14 * A13
/03 = A19 * A18 * A17 * A16 * /A15 * A14 * /A13
/04 = A19 * A18 * A17 * A16 * /A15 * /A14 * A13
/05 = A19 * A18 * A17 * A16 * A15 * /A14 * /A13
/06 = A19 * A18 * A17 * A16 * A15 * A14 * A13
/O7 = A19 * A18 * A17 * A16 * A15 * /A14 * /A13
/08 = A19 * A18 * A17 * A16 * A15 * /A14 * A13
```

#### **Decodificador de Memoria (múltiple PLD)**

