



# *Digital System Design*

## **Synopsys Synthesis Overview**

Speaker: 王景平

Adviser: Prof. An-Yeu (Andy) Wu

Date: 2025.04.10



## generate for vs. for

```
integer i;
for (i = 0; i < 8; i = i+1) begin
    out[(i+1)*8 : i*8] = in[(i+1)*8 : i*8]; → out[i*8 +: 8]
end
```

```
genvar i;
generate
    for (i = 0; i < 8; i = i+1) begin
        out[(i+1)*8 : i*8] = in[(i+1)*8 : i*8];
    end
endgenerate
```



# Cell-Based IC Design Flow


## Algorithm




## RTL




## Algorithm



## Floating-point Analysis



## Fixed-point Analysis



## Spec

Parameter	Range	Description
Dimension of input data ( $D_{-x}$ )	128, 256, 512, 1024	MNIST Database
Number of hidden neurons ( $h_{-n}$ )	1-256	

## Architecture




## Verilog

```
module ELM(data_in, data_out);
    input [10:0] data_in;
    output [10:0] data_out;
    reg [10:0] negative;
    assign negative = data_in[10]-1;
    assign data_out = negative;
endmodule
```

## RTL Simulation



## Synthesis



## Gate-level Netlist

```
Number of ports: 20
Number of nets: 1114
Number of cells: 957
Number of combinational cells: 553
Number of sequential cells: 400
Number of memory cells: 5
Number of block cells: 0
Number of buffer cells: 62
Number of references: 70
Combinational area: 39880.42656
and fan area: 14500.14444
Memory area: 45400.46444
Macro/block area: 24670.39025
NET Interconnect area: 0.000000
Total cell area: 81865.28888
Total area: 310959.203058
```

## Gate-level Simulation




## Power Optimization


Power Group	Internal Power	Switching Power	Leakage Power	Total Power	Area
I/O pad	0.0000	0.0000	0.0000	0.0000	0.00%
memory	0.1711	5.3708e-14	2.119e-13	2.1251	55.42%
block cell	0.0000	0.0000	0.0000	0.0000	0.00%
clock network	0.0000	0.0000	0.0000	0.0000	0.00%
register	0.0000	0.0000	0.0000	0.0000	0.00%
macro	0.0000	0.0000	0.0000	0.0000	0.00%
interconnect	6.0256e-13	6.7549e-12	11.0002	0.1294	4.77%
Total	1.5600e-09	6.9059e-12	2.3001e-13	0.0000	

Not cover


## Layout




## Floorplan Powerplan Placement




## CTS



## Route




## DRC/LVS





## What is Synthesis

- ❖ Synthesis = translation + optimization + mapping






## HDL Compiler Translation

```
always @ (reset or set) begin
    if (reset)
        y=1'b0;
    else if (set)
        y=1'b1;
end
```

```
always @ (gate or reset) begin
    if (reset)
        t=1'b0;
    else if (gate)
        t=d;
end
```

HDL Compiler


HDL Compiler translates Verilog HDL descriptions into Design Compiler as Synopsys *design block*





## HDL Compiler Translation



- ❖ In schematic view, we can see the Verilog file is translated with a GTECH library (the synopsys default)





## Design Compiler


- ❖ Design Compiler maps Synopsys design block to gate level design with a user specified library






## Trade-off between Speed and Area

- ❖ Synthesis is Constraint Driven
- ❖ Technology Independent





## Logic Synthesis Overview






## Design Objects

- ❖ Seven Types of Design Objects:
- ❖ **Design:** A circuit that performs one or more logical functions (**top module**)
- ❖ **Cell:** An instance of a design or library primitive within a design (**instance**)
- ❖ **Reference:** The name of the original design that a cell instance “points to”
- ❖ **Port:** The input or output of **a design**
- ❖ **Pin:** The input or output of **a cell**
- ❖ **Net:** The wire that connects ports to pins and/or pins to each other
- ❖ **Clock:** A timing reference object in DC memory which describes a waveform for timing analysis



## Design Objects (Schematic Perspective)

Know this and know how to correctly use  
get\_ command in Tcl syntax!





## Design Objects (Verilog Perspective)

```
Design
module TOP (A,B,C,D,CLK,OUT1);
    input A, B, C, D, CLK; ← Clock
    output [1:0] OUT1;
    wire INV1,INV0,bus1,bus0; → Net

    Reference
    ENCODER U1 (.AIN (A), . . . .Q1 (bus1));
    INV     U2 (.A (BUS0), .Z( INV0)),
    Cell   U3 (.A( BUS1), .Z( INV1));
    REGFILE U4 (.D0 (INV0), .D1 (INV1), .CLK (CLK) );
endmodule
```

Port

Clock

Port

Net

Reference


Cell

Pin

endmodule



## Synthesis Target



- ❖ Only consider gate delay and approximate wire delay
- ❖ Clock network is deeply related to physical layout, thus not considered
  - ❖ Induce clock latency/uncertainty to estimate
- ❖ Setup time must be met, hold time is optional
  - ❖ Hold time violation can be resolved by inserting buffers during APR



## Outline

- ❖ Introduction to Synthesis Tools
- ❖ File Preparation
- ❖ Synthesis Flow
- ❖ Design Environment
- ❖ Design Constraints
- ❖ Gate-Level Simulation
- ❖ Synopsys Filters




## Tools We will Use

Tool	Purpose
<b>Design Compiler</b>	Constraint driven logic optimizer for synthesis
<b>Design Vision</b>	Graphical User Interface (GUI) of synopsys synthesis tool
<b>Presto HDL Compiler</b>	Translate Verilog descriptions into Design Compiler
<b>Design Time</b>	Static Timing Analysis (STA) engine
<b>DFT Compiler</b>	Design for Testing
<b>Design Ware</b>	Enable synthesis using DesignWare library



## Design Compiler Interaction



Command line

Unix%> **dc\_shell**


Unix%> **dc\_shell -gui**

```
Behavioral Compiler (TM)
DC Professional (TM)
DC Expert (TM)
FPGA Compiler (TM)
VHDL Compiler (TM)
HDL Compiler (TM)
Library Compiler (TM)
Power Compiler (TM)
Test Compiler (TM)
Test Compiler Plus (TM)
DesignWare Developer (TM)
DesignPower (TM)

Version 1997.08-49682 -- Nov 14, 1997
Copyright (c) 1988-1996 by Synopsys, Inc.
ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys, Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Initializing...
dc_shell> dc_shell> 
```





## Outline

- ❖ Introduction to Synthesis Tools
- ❖ File Preparation
- ❖ Synthesis Flow
- ❖ Design Environment
- ❖ Design Constraints
- ❖ Gate-Level Simulation
- ❖ Synopsys Filters



## File Preparation

- ❖ .synopsys\_dc.setup
- ❖ Design file
  - ❖ Verilog (.v)
- ❖ Technology library file
  - ❖ LIB (.lib)
  - ❖ DB (.db)
- ❖ Script file
  - ❖ TCL (.tcl)
- ❖ Design constraint file
  - ❖ Synopsys design constraints (.sdc)



## .synopsys\_dc.setup

```
set company {NTUEE}
set designer {Student}

set search_path [concat [list .
    /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db .]
    $search_path]
set link_library [list "dw_foundation.sldb" "typical.db"
    "slow.db" "fast.db"]
set target_library [list "typical.db" "slow.db" "fast.db"]
set symbol_library [list "generic.sdb"]
set synthetic_library [list "dw_foundation.sldb"]

set default_schematic_options {-size infinite}
set hdlin_translate_off_skip_text "TRUE"
set edifout_netlist_only "TRUE"
set verilogout_no_tri true
set plot_command {lpr -Plw}
set hdlin_auto_save_templates "TRUE"
set compile_fix_multiple_port_nets "TRUE"
```



## What .synopsys\_dc.setup defined

- ❖ **search\_path**: the path to search for unsolved reference library or design
- ❖ **link\_library**: the library used for interpreting input description
  - ❖ Any cells instantiated in your HDL code (Macro...)
- ❖ **target\_library**: the ASIC technology that the design is mapped to (**standard cell**)
- ❖ **symbol\_library**: used during schematic generation
- ❖ **synthetic\_library**: designware library to be used
  
- ❖ Other variables



## slow.db

```

SOH$OH$OH    B$ETX6 x8FSOHBS$OHETX$TXEN
taint_license$OHETXBS$contentsEOTBELslow
2000.11-SP1-1NUL$TXDC4$OHENOACK$CAN1libr
operations
processors
FFdata_classesVT
library_typesFF$Implementation
EOTslowENO$ETXDC2$ENO$OH$OEOT$type$ENOSIDC
referencesNAK
netlist_cellsSYNFFnetlist_netsETB
graphics_viewCANBELaliasesEMVTconstraint
ACCSHCINX2$TXNULNULNULNULEOTNAK$OH$OHG
pin_number$TXEOT$TX"    pin_class$TXENO
rise_power
0-$TXENO.B$Template/DC3energy_template
FS!=C|=#GSq=$ENO=$NULxFC=#=""xD5=RS
fall_powerVT06$TX/ETXRSETXBEL-,BS1=x87
0$NUL$OHENO;STX!B$O0-$TX/ETXRSETXBEL-
x95=EOT假=ENOifACK=ENO=ENO$xE1=EOT撻=
xB8=VT|5=VT宦=VT=
=BSψ=EOT摞=
}g=VTJxED=VT扈=VTcVT=
wGS=BS= EOT愁=VT3xDB=FFDC2'=FF=FFZ>
Z\=
Ec=FFx91BS=
極=BEL0@=S1xC96=DLE召=DC1;\=DC1/xD3=DL
E<US@xA3<DLExEAxA9E<-xA3<<-6/<,dw<*xE2x
6xB5<

```

## .db versus .lib file

## slow.lib

```

cell (AND2X1) {
    cell_footprint : and2;
    area : 6.789600;
    pin(A) {
        direction : input;
        capacitance : 0.001327;
    }
    pin(B) {
        direction : input;
        capacitance : 0.001542;
    }
    pin(Y) {
        direction : output;
        capacitance : 0.0;
        function : "(A B)";
        internal_power() {
            related_pin : "A";
            rise_power(energy_template_7x7) {
                index_1 ("0.042, 0.066, 0.112, 0.206, 0.
                . . . , 0.00079, 0.002054, 0.00474, 0.
                . . . )
            }
        }
    }
}
Timing (delay)

```

Area

Power

Timing (delay)



## fast.lib versus slow.lib file

**fast.lib → for HOLD time**

```
cell (AND2X1) {  
    cell_footprint : and2;  
    area : 6.789600;
```

```
timing() {  
    related_pin : "A";  
    timing_sense : positive_unate;  
    cell_rise(delay_template_7x7) {  
        index_1 ("0.02, 0.032, 0.056, 0.102  
        index_2 ("0.00079, 0.002054, 0.0047  
        values ( \  
            "0.045522, 0.050983, 0.061495, 0.  
            "0.047351, 0.052798, 0.063319, 0.  
            "0.051040, 0.056467, 0.066916, 0.  
            "0.055823, 0.061330, 0.071888, 0.  
            "0.059203, 0.064842, 0.075497, 0.  
            "0.057208, 0.063229, 0.074353, 0.  
            "0.039006, 0.045647, 0.057870, 0.  
        )  
    }  
}
```

**slow.lib → for SETUP time**

```
cell (AND2X1) {  
    cell_footprint : and2;  
    area : 6.789600;
```

```
timing() {  
    related_pin : "A";  
    timing_sense : positive_unate;  
    cell_rise(delay_template_7x7) {  
        index_1 ("0.042, 0.066, 0.112, 0.2  
        index_2 ("0.00079, 0.002054, 0.004  
        values ( \  
            "0.120617, 0.134063, 0.159187, 0  
            "0.125564, 0.138998, 0.164099, 0  
            "0.135198, 0.148596, 0.173633, 0  
            "0.153769, 0.167154, 0.192143, 0  
            "0.177698, 0.191732, 0.217528, 0  
            "0.199998, 0.215214, 0.242429, 0  
            "0.207585, 0.224996, 0.255239, 0  
        )  
    }  
}
```



## Outline

- ❖ Introduction to Synthesis Tools
- ❖ File Preparation
- ❖ Synthesis Flow
- ❖ Design Environment
- ❖ Design Constraints
- ❖ Gate-Level Simulation
- ❖ Synopsys Filters



## Synthesis Flow

- ❖ Read Design File
  - ❖ Read Design Constraints
  - ❖ Compile Design
  - ❖ Validate Design Constraints
  - ❖ Output Netlist
- }
- TCL
- 
- ❖ **dc\_shell -f syn.tcl | tee syn.log**



## Read Design File

### ❖ Method 1

- ❖ **read\_file -format verilog <DESIGN FILE>**

### ❖ Method 2

- ❖ **analyze -f verilog <DESIGN FILE>**
- ❖ **elaborate <DESIGN NAME>**
- ❖ Performs syntax check during analysis
- ❖ analyze stores cached files, the design can be elaborated directly in the future



## Link Design Module

- ❖ Link the modules to the link library
  - ❖ Module used but not defined in the design
  - ❖ e.g., SRAM macro
- ❖ **link**



## Read Design Constraints

- ❖ Apply design constraints file
  - ❖ Clock signal
  - ❖ Input/Output
  - ❖ Area limit
  - ❖ DRC constraints
- ❖ **source -echo -verbose <SDC FILE>**



## Compile Design

- ❖ Uniquify repeatedly instantiated design for better optimization with longer synthesis time
  - ❖ **uniquify**
  
- ❖ Enable the synthesis and start compiling
  - ❖ **compile ...**
  - ❖ **compile\_ultra**



## Validate Design Constraints

- ❖ Report synthesis status
  - ❖ **report\_area -hierarchy**
  - ❖ **report\_timing -delay min**
  - ❖ **report\_timing -delay max**
  - ❖ **report\_resource**
  - ❖ **report\_timing**



## Output Netlist

### ❖ DDC file

- ❖ Save file for design compiler

❖ **write -f ddc -hierarchy -output <DDC FILE>**

### ❖ Verilog file

- ❖ Synthesized gate-level netlist

❖ **write -f Verilog -hierarchy -output <NETLIST FILE>**

### ❖ Standard delay format file

- ❖ Delay information of the design

❖ **write\_sdf -version 2.1 <SDF FILE>**



### ❖ Synthesized constraint file

❖ **write\_sdc -version 1.8 <SDC FILE>**



# Synthesis Design Flow

- ❖ Develop the HDL design description and simulate the design description to verify that it is correct.
- ❖ Set up the `.synopsys_dc.setup` file.
  - ❖ Set the appropriate technology, synthetic, and symbol libraries, target libraries, and link libraries.
  - ❖ Set the necessary compilation options, including options to read in the input files and specify the output formats.
- ❖ Read the HDL design description.
- ❖ **Define the design.**
  - ❖ Set design attributes
  - ❖ Define **environmental conditions**
  - ❖ Set **design rules**
  - ❖ Set realistic **constraints** (timing and area goals)
  - ❖ Determine a **compile methodology**





## Outline

- ❖ Introduction to Synthesis Tools
- ❖ File Preparation
- ❖ Synthesis Flow
- ❖ Design Environment
- ❖ Design Constraints
- ❖ Gate-Level Simulation
- ❖ Synopsys Filters




## Why Describes the Real World Environment

- ❖ Beware that the defaults are not realistic conditions.
  - ❖ Input drive is not infinite
  - ❖ Capacitive loading is usually not zero
  - ❖ Consider **process, temperature, and voltage(PVT)** variation
- ❖ The operating environment affects the components selected from **target library** and timing through your design.
- ❖ The real world environment you define describes the conditions that the circuit will operate within.




## Describing Design Environment (1/2)



Tell dc **timing delay and loading** at each node  
**Inside** : use slow.lib fast.lib in **target library**  
**Outside** : sdc instruction about environment



## Describing Design Environment (2/2)






# 1. Setting Operating Environment

- ❖ Operating condition model scales components delay, directs the optimizer to simulate variations in process, temperature, and voltage. (Take 0.13um as example)

Name	Process	Temp	Volt	
slow	1	125	1.62	-10%
typical	1	25	1.8	Normal voltage
fast	1	-40	1.98	+10%






## 1. Setting Operating Environment

- ❖ **set\_operating\_conditions**
  - min\_library MIN\_LIB -min MIN\_COND
  - max\_library MAX\_LIB -max MAX\_COND
- ❖ With 0.18 technode
  - ❖ **set\_operating\_conditions**
    - min\_library fast -min fast
    - max\_library slow -max slow

Name	Process	Temp	Volt
slow	1	125	1.62
typical	1	25	1.8
fast	1	-40	1.98




## 2,3. Setting Driving Cell and Output Load





## 4,5 Input/Output Delay (Not Real)

- ❖ Clock cycle  $\geq \text{DFF}_{\text{clk-Qdelay}} + c + \text{DFF}_{\text{setup}}$
- ❖ Clock cycle  $\geq b + \text{DFF}_{\text{setup}}$
- ❖ Clock cycle  $\geq \text{DFF}_{\text{clk-Qdelay}} + d$






## 4,5 Input/Output Delay (Real)

- ❖ Clock cycle  $\geq \text{DFF}_{\text{clk-Qdelay}} + c + \text{DFF}_{\text{setup}}$
- ❖ Clock cycle  $\geq \text{DFF}_{\text{clk-Qdelay}} + a + b + \text{DFF}_{\text{setup}}$ 
  - ❖ Input delay =  $\text{DFF}_{\text{clk-Qdelay}} + a$
- ❖ Clock cycle  $\geq \text{DFF}_{\text{clk-Qdelay}} + d + e + \text{DFF}_{\text{setup}}$ 
  - ❖ Output delay =  $e + \text{DFF}_{\text{setup}}$

Delay tool (DC) can't see

Delay tool (DC) can't see





## 4,5. Setting Input/Output Delay

### ❖ Input delay

❖ **set\_input\_delay <T\_IN> -clock <CLOCK> <PORTS>**

### ❖ Output delay

❖ **set\_output\_delay <T\_OUT> -clock <CLOCK> <PORTS>**



## 6. Setting Wire Load Model

- ❖ WLM estimates wire capacitance based on chip area & **cell fanout**
- ❖ Setting this information during compile in order to model the design more accurately (**timing**).
- ❖ If you don't use WLM, you will have **no net delay and net area**
  
- ❖ **set\_wire\_load\_model -name <WLM> -library <LIB>**
  - ❖ **set\_wire\_load\_model -name tsmc13\_w10 -library slow**



## 6. Wire Load Model in slow.db


```
wire_load("tsmc13_wl10") {  
    resistance : 8.5e-8;  
    capacitance : 1.5e-4;  
    area : 0.7;  
    slope : 66.667;  
    fanout_length (1, 66.667);  
}  
  
wire_load("tsmc13_wl20") {  
    resistance : 8.5e-8;  
    capacitance : 1.5e-4;  
    area : 0.7;  
    slope : 133.334;  
    fanout_length (1, 133.334);  
}  
  
wire_load("tsmc13_wl30") {  
    resistance : 8.5e-8;  
    capacitance : 1.5e-4;  
    area : 0.7;  
    slope : 200.001;  
    fanout_length (1, 200.001);  
}
```



Estimated distance between gates

↓  
2x

Take tsmc13\_wl10 as example:



C<sub>wire</sub> =

(fanout=3 → length=66.667\*3)\*  
capacitance coeff. (1.5e-4) = 0.03pf

Net Area = **(inaccurate)**

(fanout=3 → length=66.667\*3)\*  
area coeff. (0.7) = 140 um^2



## SDC about Setting Design Environment

```
set CYCLE 10

create_clock -period $CYCLE [get_ports clk]
set_dont_touch_network      [get_clocks clk]
set_clock_uncertainty 0.1 [get_clocks clk]
set_clock_latency     0.5 [get_clocks clk]

set_input_delay 1 -clock clk \
    [remove_from_collection [all_inputs] [get_ports clk]]
set_output_delay 0.5 -clock clk [all_outputs]
set_load          1           [all_outputs]
set_drive         1           [all_inputs]

set_operating_conditions -max_library slow -max slow
set_wire_load_model -name tsmc13_wl10 -library slow
set_max_fanout    20          [all_inputs]
```



## Outline

- ❖ Introduction to Synthesis Tools
- ❖ File Preparation
- ❖ Synthesis Flow
- ❖ Design Environment
- ❖ Design Constraints
- ❖ Gate-Level Simulation
- ❖ Synopsys Filters



## Define Clock Specification

- ❖ We need to accurately specify the clock including clock routing details in the early design stage to achieve timing convergence
  - ❖ What should be defined?
    - ❖ **Clock period**
    - ❖ **Waveform**
    - ❖ **Uncertainty**
      - Skew
    - ❖ Latency
      - Source latency
      - Network latency
    - ❖ Transition
      - Input transition
      - Clock transition
- ← Focus on these three specs




## Specify Clock Constraints

- ❖ Define your clock's waveform
  - ❖ `create_clock -name <CLOCK NAME> -period <CYCLE> [get_ports <CLOCK PORT>]`
- ❖ Respect the hold time requirement of all clocked flip-flops
  - ❖ `set_fix_hold [get_clocks <CLOCK NAME>]`
- ❖ Do not add buffer to clock network
  - ❖ `set_dont_touch_network [get_clocks <CLOCK NAME>]`
- ❖ No net delay in clock path
  - ❖ `set_ideal_network [get_ports <CLOCK PORT>]`




## Clock Uncertainty (Skew)

- ❖ The maximum difference between the arrival of clock signals at sequential cells
  - ❖ `set_clock_uncertainty <UNCERTAINTY> [get_clocks <CLOCK NAME>]`





## System Timing: Maximum Delay




$$T_{logic} < T - T_{cq} - T_{su2}$$

$$\text{Slack}_{\text{setup}} = T - T_{cq} - T_{su2} - T_{logic}$$



## System Timing: Minimum Delay




$$T_{c_{q,cd}} + T_{l_{cd}} > T_{hold2}$$

→ **Slack<sub>hold</sub>** =  $T_{c_{q,cd}} + T_{l_{cd}} - T_{hold2}$




# Clock Uncertainty (Positive Skew)




$$\text{Setup Slack} = T_{\text{clock}} - T_{(\text{clk-q})\text{FF1}} - T_{\text{comb}} - T_{\text{su,FF2}} + T_{\text{skew}}$$

$$\text{Hold Slack} = T_{(\text{clk-q})\text{FF1}} + T_{\text{comb}} - T_{\text{ho,FF2}} - T_{\text{skew}}$$






# Clock Uncertainty (Negative Skew)



$$\text{Setup Slack} = T_{clock} - T_{(clk-to-q)FF1} - T_{comb} - T_{su,FF2} - T_{skew}$$

$$\text{Hold Slack} = T_{(clk-to-q)FF1} + T_{comb} - T_{ho,FF2} + T_{skew}$$





## Setting Area Constraint

- ❖ Area Unit :  $\text{um}^2$  (follow unit defined in library)
  - ❖ **set\_max\_area <AREA LIMIT>**
  - ❖ Set area limit to 0 for minimized area



## Design Rule Constraints

- ❖ **Design rules constraints can't be violated at any cost**, even if it will violate the timing and area goal.
  
- ❖ Three kinds of design rule constraints are set:
  - ❖ `set_max_transition`
  - ❖ `set_max_fanout`
  - ❖ `set_max_capacitance`




## Setting the Fanout Load

- ❖ Vendors impose design rules that restrict how many cells are connected to one another based on capacitance, transition, and fanout
- ❖ Fanout
  - ❖ Number of load gates connected to the output of the driving gate

```
set_max_capacitance 0.2 [all_inputs]
set_max_transition 0.2 [all_inputs]
set_max_fanout      6   [all_inputs]
```



The functions among these three command are same, you just need to use one





## Constraint Priority

- ❖ During the optimization, there exists a constraint priority relationship
  - ❖ Design Rule Constraint
  - ❖ Timing Constraint
  - ❖ Power Constraint
  - ❖ Area Constraint



## SDC about Setting Design Constraint

```
set CYCLE 10
```

```
create_clock -period $CYCLE [get_ports clk]
set_dont_touch_network      [get_clocks clk]
set_clock_uncertainty 0.1   [get_clocks clk]
set_clock_latency     0.5   [get_clocks clk]
```

```
set_input_delay 1 -clock clk \
    [remove_from_collection [all_inputs] [get_ports clk]]
set_output_delay 0.5 -clock clk [all_outputs]
set_load           1           [all_outputs]
set_drive          1           [all_inputs]
```

```
set_operating_conditions -max_library slow -max slow
set_wire_load_model -name tsmc13_wl10 -library slow
set_max_fanout    20          [all_inputs]
```



## Outline

- ❖ Introduction to Synthesis Tools
- ❖ File Preparation
- ❖ Synthesis Flow
- ❖ Design Environment
- ❖ Design Constraints
- ❖ Gate-Level Simulation
- ❖ Synopsys Filters



## gate-level .v file and .sdf file

```

module CONV_DW01_dec_0 ( A, SUM );
  input [11:0] A;
  output [11:0] SUM;
  wire   n1, n2, n3, n4, n5, n6, n7, n8, n9
  OR2X1 U1 ( .A(A[1]), .B(A[0]), .I(n10) );
  CLKINVX1 U2 ( .A(A[9]), .Y(n1) );
  OAI21XL U3 ( .A0(n2), .A1(n1), .B0(n3), .B1(n4) );
  AO21X1 U4 ( .A0(n4), .A1(A[8]), .B0(n2), .B1(n5) );
  OAI2BB1X1 U5 ( .A0N(n5), .A1N(A[7]), .B0(n6), .B1(n7) );
  OAI2BB1X1 U6 ( .A0N(n6), .A1N(A[6]), .B0(n7), .B1(n8) );
  OAI2BB1X1 U7 ( .A0N(CELLTYPE "OR2X1"));
  OAI2BB1X1 U8 ( .A0N(INSTANCE U1100));
  OAI2BB1X1 U9 ( .A0N(DELAY));
  OAI2BB1X1 U10 ( .A0N(ABSOLUTE));
  OAI2BB1X1 U11 ( .A0N(IOPATH A Y (0.266:0.267:0.267) (0.340:0.342:0.342)));
  XOR2X1 U12 ( .A(A[15]), .B(A[14]), .I(n11) );
  NOR2X1 U13 ( .A(A[14]), .B(A[13]), .I(n12) );
  XNOR2X1 U14 ( .A(A[13]), .B(A[12]), .I(n13) );
  NAND2X1 U15 ( .A(n2), .B(n3), .I(n14) );

```

syn.v file

**Timing info. (delay)**

syn.sdf file

**Rise delay**

**Fall delay**

**min typ max**



## gate-level .v file and tsmc13 file

```

module CONV_DW01_dec_0 ( A, SUM );
  input [11:0] A;
  output [11:0] SUM; syn.v file
  wire n1, n2, n3, n4, n5, n6, n7,
  OR2X1 U1 ( .A(A[1]), .B(A[0]), .Y
  CLKINVX1 U2 ( .A(A[9]), .Y(n1) );
  OAI21XL U3 ( .A0(n2), .A1(n1), .B0
  AO21X1 U4 ( .A0(n4), .A1(A[8]), .B
  OAI2BB1X1 U5 ( .A0N(n5), .A1N(A[7]
  OAI2BB1X1 U6 ( .A0N(n6), .A1N(A[6]
  OAI2BB1X1 U7 ( .A0N(n7), .A1N(A[5]
  OAI2BB1X1 U8 ( .A0N(n8), .A1N(A[4]
  OAI2BB1X1 U9 ( .A0N(n9), .A1N(A[3]
  OAI2BB1X1 U10 ( .A0N(n10), .A1N(A
  OAI2BB1X1 U11 ( .A0N(A[0]), .A1N(A
  XOR2X1 U12 ( .A(A[11]), .B(n11),
  NOR2X1 U13 ( .A(A[10]), .B(n3),
  XNOR2X1 U14 ( .A(A[10]), .B(n3),
  NAND2X1 U15 ( .A(n2), .B(n1), .Y(n

```

```

`timescale 1ns/1ps
`celldefine
module OR2X1 (Y, A, B); tsmc13.v
  output Y;
  input A, B;
  or (Y, A, B); Gate function

specify
  // delay parameters
  specparam
    tplh$A$Y = 1.0,
    tphl$A$Y = 1.0,
    tplh$B$Y = 1.0,
    tphl$B$Y = 1.0;

  // path delays
  (A *> Y) = (tplh$A$Y, tphl$A$Y);
  (B *> Y) = (tplh$B$Y, tphl$B$Y);
endspecify

endmodule // OR2X1

```



## Gate-Level Simulation (Verilog)

- ❖ Modify your testbench file to include timing delay

```
$sdf_annotation("SDF_FILE_NAME", top_module_instance_name);
```

```
`define SDFFILE "CHIP_syn.sdf"  
initial $sdf_annotation(`SDFFILE, chip0);
```

- ❖ Gate level simulation with timing information:

```
>> vcs testbench.v design_syn.v -v cell_model.v +define+SDF-  
full64 -R -debug_access+all +v2k
```

Without this, simulator can't  
find the according gates in  
your synthesized file



Without this, simulator will use  
the delay info in cell\_model.v,  
which must be wrong

```
> vcs testbench.v design_syn.v -v tsmc13.v +define+SDF  
-full64 -R -debug_access+all +v2k
```



# Synthesis Design Flow

- ❖ Develop the HDL design description and simulate the design description to verify that it is correct.
- ❖ Set up the `.synopsys_dc.setup` file.
  - ❖ Set the appropriate technology, synthetic, and symbol libraries, target libraries, and link libraries.
  - ❖ Set the necessary compilation options, including options to read in the input files and specify the output formats.
- ❖ Read the HDL design description.
- ❖ **Define the design.**
  - ❖ Set design attributes
  - ❖ Define **environmental conditions**
  - ❖ Set **design rules**
  - ❖ Set realistic **constraints** (timing and area goals)
  - ❖ Determine a **compile methodology**



Gate-level Netlist, Gate-level Simulation



## Outline

- ❖ Introduction to Synthesis Tools
- ❖ File Preparation
- ❖ Synthesis Flow
- ❖ Design Environment
- ❖ Design Constraints
- ❖ Gate-Level Simulation
- ❖ Synopsys Filters



## Common Collection Command

all_clocks	get_cells
all_ideal_ents	get_clock
all_inputs	get_clocks
all_outputs	get_designs
all_registers	get_nets
	get_pins
	get_ports

```
set_input_delay 1 -clock clk \
    [remove_from_collection [all_inputs] [get_ports clk]]  
  
set_output_delay 1 -clock clk [all_outputs]  
  
foreach_in_collection latch [get_cells -filter \
    "full_name=~*latch*"] {  
    echo "[get_object_name $latch]"  
}
```



## Synopsys Filter

- ❖ `get_*` commands usually allow **-filter** option
  - ❖ `get_cells -filter "full_name=~*latch*"`
  - ❖ `get_cells -filter "full_name=~*reg* && ref_name=~*BUF*"`
  - ❖ `get_cells -filter "area>3 && number_of_pins==2"`
  - ❖ `get_pins \-of [get_cells -filter "number_of_pins>2"] \-filter "pin_direction==out && full_name!~*BUF*"`