


$CPU\ time = \frac{No. instr. \times CPI}{clock\ rate\ (f)}$ 
clock rate (f)
ZF
ID
EX
MEM
WB

$Nb. instr = \frac{clock\ rate \times time}{CPI}$   
 $clock\ cycle = No. A \cdot CPI_A + No. B \cdot CPI_B$   
 $CPI\ (total) = \frac{clock\ cycle}{No. total}$   
 $1's\ versus\ 2's = \frac{f_2}{f_1}$   
 $speed\ up\ A\ to\ B = \frac{V_A}{V_B} = \frac{T_B}{T_A}$   
 $SPEC\ ratio = \frac{ref.\ time}{exe.\ time}$



multi-cores


$with\ l/s\ branch$   
 $1\ \frac{No. x CPI + No. oc CPI + No. x CPI}{f}$   
 $2\ \frac{No. x CPI}{2 \times 2} + \frac{No. l/s}{2 \times 2} + No. x CPI$

	Time	real-time	speedup	actual speedup
1	100			
2	50	54	$\frac{100}{54} = 1.85$	$\frac{1.85}{2} = 0.93$
4	25	29	$\frac{100}{29} = 3.44$	$\frac{3.44}{4} = 0.86$

FP l/s branch INT

0x abcdef 12  
 3 2 1 0  
 little end ab cd ef 12  
 big end 12 ef cd ab

$0x8 + 0xD = 0x5\ (overflow)$   
 $0x8 - 0xD = (-5) = 0xB\ (no\ overflow)$   
 $6-5=1=B$   
 jal range [0x1f00000, 0x200fffff] (-2^20 ~ 2^20 - 1)  
 (10 号寄存器)



Exponent fraction  
 $(-1)^S \times (1 + fraction) \times 2^{Exponent - Bias}$   
 precise  $2^{-23}$   
 Denominal  $(0 + fraction) \times 2^{1 - Bias}$   
 NaN  $\Rightarrow$  exponent 1111  
 infinity  $\Rightarrow$  exponent 1111  
 fraction 0000  
 fraction 0000

ALU control	ALU op
0000 and	lw 00 000
0001 or	sw 00 000
0010 +	beq 01 010
0110 -	R 10

R-type 不用 sign bit (add, or)  
 B-type imm 省略 0 bit  
 Branch mux  $PC + imm \times 2$   
 Pipeline cycle (minimum)  
 $N + K - 1$ , 看 WB, K cycle 得  
 1st instr. 剩下 n-1 instr  
 stall 放 ID 后

消耗能量  
 $\frac{1}{ps} \times V \times J$

Predict 要 3 个 flush  
 (ZF, ID, EX)  
 $beg \% \times (1 - accuracy) \times 3 + 1$   
 speedup  
 $CPU\ Branch \times (1 - accuracy) + 1$

stuck (ALU src)  
 at zero (3 个奇数)  
 $add\ x3, x1, x1$   
 $\Rightarrow$  跑到 x2, not x3  
 stuck at 1  
 $add\ x2, x1, x1$   
 $\Rightarrow$  跑到 x3, not x2  
 sol ... 放到没用的 reg  
 (2) 放到 stack  
 MEM read stuck  
 ld x8, 0) 不一定能一次找出来

Forwarding  
 EX to 1st  
 $add\ x11, x12, x13$   
 $add\ x14, x11, x15$   
 EX 1st & EX 2nd  
 $add\ x11, x12, x13$   
 $add\ x5, x11, x15$   
 $add\ x16, x11, x12$

no forwarding  
 EX MEM EX MEM  
 $1st \% \times 2 + 1st \% \times 2 + 2nd \% \times 1 + 2nd \% \times 1$   
 $+ 2nd \% \times 2 = stall\ (0.85)$   
 $CPI' = CPI(1) + 0.85$   
 $\frac{0.85}{1.85} = 46\% \text{ on stall}$


full forwarding  
 MEM 1st  $\times 1$   
 Forward EX/MEM  
 EX 1st = 0, MEM 1st = 2  
 EX 2nd = 1, MEM 2nd = 1  
 EX 1 & 2 = 1  
 Forward MEM/WB  
 EX 1st = 1, MEM 1st = 1  
 EX 2nd = 0, MEM 2nd = 0  
 EX 1 & 2 = 1



temporal locality 常補用 I, J, B, I, C, O  
 satial : 空間 A, I, J, J  
 (for 10 10 10)  
 B, I, I, O I=1~8  
 $8 \times 1000 \times \frac{64 \text{ bit}}{16 \text{ byte}} = 4000 \text{ (main)}$   
 Matlab  $8 \times \frac{64 \text{ byte}}{16 \text{ byte}} = 4 \text{ (block)}$   
 C 8 (block)

write through 寫下層 (buffer, mem)  
 non allocate 不分配 buffer, mem (不換資料回主)  
 write back 寫 buffer (暫存)  
 write allocate mem → 寫 buffer → 寫 cache

tag index (off-set)  
 根據 n-way  
 ex. 16 one-word block  
 16 block (index=4 bit)  
 n-word (set), off-set =  $\log_2 n$  bit



**5.12.1** [10] <\$5.4> Calculate the CPI for the processor in the table using: 1) only a first-level cache, 2) a second-level direct-mapped cache, and 3) a second-level eight-way set associative cache. How do these numbers change if main memory access time doubles? (Give each change as both an absolute CPI and a percent change.) Notice the extent to which an L2 cache can hide the effects of a slow memory.

**CPI**

**5.12.1** Standard memory time: Each cycle on a 2-GHz machine takes 0.5 ps. Thus a main memory access requires 100/0.5 = 200 cycles.

- L1 only:  $1.5 + 0.07 \times 200 = 15.5$
- Direct mapped L2:  $1.5 + 0.07 \times (12 + 0.035 \times 200) = 2.83$
- 8-way set associated L2:  $1.5 + 0.07 \times (28 + 0.015 \times 200) = 3.67$

Doubled memory access time (thus, a main memory access requires 400 cycles)

- L1 only:  $1.5 + 0.07 \times 400 = 29.5$  (90% increase)
- Direct mapped L2:  $1.5 + 0.07 \times (12 + 0.035 \times 400) = 3.32$  (17% increase)
- 8-way set associated L2:  $1.5 + 0.07 \times (28 + 0.015 \times 400) = 3.88$  (5% increase)

**5.12.2**  $1.5 + 0.07 \times (12 + 0.035 \times (50 + 0.13 \times 200)) = 1.03$

Optimz 5 tag 3(index+off-set)  
 (8 bit data)  
 total cycle = No. miss  $\times T$  + No. total [nword+1]

ex. 32 bit 2-word block (32 addr = 32 data)  
 $8 \text{ byte} \times 2 = 2^4 \text{ (byte)}$   
 $32 \text{ KiB} = 2^{15}$   
 $\text{lines} = \frac{2^{15}}{2^4} = 2^{11}$   
 "49" =  $64 \text{ (line)} - 3$   
 sizes  $2^{15} \times 8 + 2^{11} \times 49 + 2^{11} \times 1$   
 (data) (tag) (valid)

clock rate =  $\frac{1}{\text{hit time}}$   
 CPI:  $\frac{\text{main access time}}{\text{hit time}} = \text{cycles (整数)}$   
 $T_i: 1 + \text{miss rate} \times \text{cycles (cycle)}$   
 CPI total  
 $1 + \text{miss rate} \times \text{cycle} + \% \text{ access} \times \text{miss rate} \times \text{cycle}$   
 Time per inst = CPI total  $\times$  hit time  
 $\frac{\text{L2 hit time}}{\text{L1 hit time}} = \text{cycle}$   
 $1 + \text{L1 miss rate} [ + \text{L2 miss rate} ]$   
 " AMAT

ex. Tag index off  
 63~10 9~5 4~0  
 Store:  $2^5 \times 2^5$   
 (block line) (block size in word)  
 total =  $1 + 54 \times 2^5 + 1 \times 2^5$  (bits)  
 (tag) (valid)

optimal size for miss latency ex.  $20 \times B$   
 8:  $\% (20 \times 8)$  最小的 AMAT  
 16:  $\% (20 \times 16)$   
 $\frac{1}{\text{CPI}} = \text{instr. per cycle}$   
 $\text{instr.} \times \% \times \text{miss rate} \% \times \text{Block size}$   
 { read → data cache miss  
 write → data cache miss  
 (write traffic:  $\frac{1}{\text{CPI}} \times \text{write} \times 8 \text{ (1 word)}$ )

**TLB**

Valid	Tag	Physical Page Number	Time Since Last Access
1	0xb	12	4
1	0x7	4	1
1	0x3	6	3
0	0x4	9	7

**Page table**

Index	Valid	Physical Page or in Disk
0	1	5
1	0	Disk
2	0	Disk
3	1	6
4	1	9
5	1	11
6	0	Disk
7	1	4
8	0	Disk
9	0	Disk
a	1	3
b	1	12

**5.16**

**5.16.1**

Address	Virtual Page	TLB N/M	TLB		
			Valid	Tag	Physical Page
4669 0x123d	1	TLB miss PT hit PF	1	b	12
			1	7	4
			1	3	6
			1 (last access 0)	1	13
2227 0x08b3	0	TLB miss PT hit	1 (last access 1)	0	5
			1	7	4
			1	3	6
			1 (last access 0)	1	13
13916 0x365c	3	TLB miss PT hit	1 (last access 1)	0	5
			1	7	4
			1 (last access 2)	3	6
			1 (last access 0)	1	13
34587 0x871b	8	TLB miss PT hit PF	1 (last access 1)	0	5
			1 (last access 3)	8	14
			1 (last access 2)	3	6
			1 (last access 0)	1	13
48870 0xb6e6	b	TLB miss PT hit	1 (last access 1)	0	5
			1 (last access 3)	8	14
			1 (last access 2)	3	6
			1 (last access 4)	b	12
12608 0x3140	3	TLB hit PT hit	1 (last access 1)	0	5
			1 (last access 3)	8	14
			1 (last access 5)	3	6
			1 (last access 4)	b	12
49225 0xc040	c	TLB miss PT hit PF	1 (last access 6)	c	15
			1 (last access 3)	8	14
			1 (last access 5)	3	6
			1 (last access 4)	b	12