# Compiler Construction

Chapter 13: Register allocation

Dittaya Wanvarie

Department of Mathematics and Computer Science Chulalongkorn University

Second semester, 2024

ittaya Wanvarie (CSCU) 13016226 Second semester, 2024

### Introduction



- Registers are the fastest locations in the memory hierarchy.
- Most ALUs are working with registers.
- Use of registers is the critical factor in runtime performance.
- The register allocator determines, at each point in the program, which values will reside in the registers and which register will hold each of those values.
- The allocator might relegate a value to a memory
  - Because codes contain more live values than the number of registers
  - ▶ Because it is unsafe to store value in the register

## Objectives



In a memory-to-memory model

 To keep values in the registers and eliminate some load/store instructions

In a register-to-register model

 To map virtual registers to physical registers and memory locations with added load/store instructions (spill codes)

To minimize the number of load and store instructions

## Allocation vs. assignment



#### Allocation

- Maps unlimited space onto the set of the target machine
- Ensure that the code will fit the target machine's register set at each instruction
- NP-complete problem

#### Assignment

- Maps an allocated name set to the physical registers of the target machine
- Produce the actual register names
- Polynomial time

## Register classes




- General-purpose registers
- Floating-point registers
- Predicate registers
- Branch-target registers

If the processor has no interactions between register classes, they can be allocated independently.

# Live range



A closed set of related definitions and uses



- SSA-forms, live until the exit point, etc.
- If the variable is ambiguous, it can only reside in a register between its creation and the next store operation in the code.

## Live range




#### Live ranges in a basic block


1	loadAI	$r_{arp}$ , @a $\Rightarrow$ ra
2	loadI	$2 \Rightarrow r_2$
3	loadAI	$r_{arp}$ , $@b \Rightarrow r_b$
4	loadAI	$r_{arp}$ , $@c \Rightarrow r_c$
5	loadAI	$r_{arp}$ , 0d $\Rightarrow$ $r_d$
6	mult	$r_a, r_2 \Rightarrow r_a$
7	mult	$r_a, r_b \Rightarrow r_a$
8	mult	$r_a, r_c \Rightarrow r_a$
9	mult	$r_a, r_d \Rightarrow r_a$
10	storeAI	$r_a \Rightarrow r_{arp}$ , @a

(a) Example from Section 1.3.3

■ FIGURE 13.1 Live Ranges in a Basic Block.



(b) Code Renamed into LRs




(c) Live Range Spans

### Interference



Two live ranges interfere if there exists an operation where both are live

• They should not share the same physical registers





When the there is no available physical registers, the allocator must **spill** a range to memory, and **restore** it back before its subsequent use.

### Spill cost

Dirty value: need a store

Clean value: no spill

Rematerializable value: recompute is faster than load/store

#### Spill locations

 $\bullet$  Usually, in r\_arp + offset

# Local register allocation and assignment




- Basic block scope
- ullet The input block may contains more than k virtual registers, which is greater than the number of physical registers

#### Algorithm

- Rename source registers into live ranges
- Physical register allocation and assignment
- Spill/restore

### Data structure





**■ FIGURE 13.3** Representing a List of Operations.

### Local register allocation



```
VRName \leftarrow 0
for i \leftarrow 0 to max source-reaister number do
   SRToVR[i] ← invalid
   PrevUse[i] \leftarrow \infty
index ← block length
for each Op in the block, bottom to top, do
   for each operand, O, that OP defines do
                                               // defs first
                                                // def has no uses
       if SRToVR[O.SR] = invalid then
           SRToVR[O.SR] ← VRName++
                                               // start a new VR anyway
       O.VR \leftarrow SRToVRIO.SRI
                                                // set VR and NU for O
       O.NU ← PrevUse[O.SR]
       PrevUse[O.SR] \leftarrow \infty
                                                // next use of SR starts new VR
       SRToVR[O.SR] \leftarrow invalid
   for each operand, O, that OP uses do
                                                // uses after defs
       if SRToVR[O.SR] = invalid then
                                                // start a new VR
           SRToVR[O.SR] \leftarrow VRName++
       O.VR \leftarrow SRToVRIO.SRI
                                                // set VR and NU for O
       O.NU ← PrevUse[O.SR]
   for each operand, O, that OP uses do
       PrevUse[O.SR] ← index
                                                // save to set next NU
   index ← index - 1
```

### Local register allocation

■ FIGURE 13.5 The Local Allocator



```
for vr \leftarrow 0 to max VR number do
                                                                      GetAPR(vr, nu)
    VRToPR[vr] \leftarrow invalid
                                                                          if stack is nonempty then
                                                                              X \leftarrow pop()
for pr ← 0 to max PR number do
                                                                          else
    PRToVR[pr] \leftarrow invalid
                                                                              pick an unmarked x to spill
    PRNU[pr] \leftarrow \infty
                                                                               Spill(x)
    push(pr) // pop() occurs in GetAPR()
                                                                          VRToPR[vr] \leftarrow x
// iterate over the block
                                                                          PRToVR[x] \leftarrow vr
for each OP in the block, in linear order, do
                                                                          PRNU[x] \leftarrow nu
    clear the mark in each PR
                                           // reset marks
                                                                          return x
    for each use, U, in OP do
                                          // allocate uses
        pr \leftarrow VRToPR[U.VR]
        if (pr = invalid) then
                                                                      FreeAPR(pr)
            U.PR \leftarrow GetAPR(U.VR,U.NU)
                                                                          VRToPR[PRToVR[pr]] \leftarrow invalid
            Restore(U.VR.U.PR)
                                                                          PRtoVR[pr] ← invalid
                                                                          PRNU[pr] \leftarrow \infty
        else
            U.PR ← pr
                                                                          push(pr)
        set the mark in U.PR
    for each use. U. in OP do
                                           // last use?
        if (U.NU = \infty and PRToVR[U.PR] \neq invalid) then
            FreeAPR(U.PR)
    clear the mark in each PR
                                           // reset marks
    for each definition, D. in OP do
                                          // allocate defs
        D.PR \leftarrow GetAPR(D.VR, D.NU)
        set the mark in D PR
```

13/23

## Local register allocation



Spill and restore example: based on cost

			restore $x_3$
spill x <sub>2</sub>		spill x <sub>2</sub>	restore $x_1$
restore $x_3$	restore $x_3$	restore $x_3$	restore x <sub>3</sub>
restore $x_2$	restore $x_1$	restore x <sub>2</sub>	restore $x_1$
Spill Dirty	Spill Clean	Spill Dirty	Spill Clean
(a) Reference	es x <sub>3</sub> x <sub>1</sub> x <sub>2</sub>	(b) References x	3 x <sub>1</sub> x <sub>3</sub> x <sub>1</sub> x <sub>2</sub>


■ FIGURE 13.6 Spills of Clean Versus Dirty Values.

# Global register alloc. and assignment



#### Simple steps

- Find live ranges: might merge ranges from basic blocks
- Build the (interference) graph
- Ocalesce copies: merge some ranges (nodes)
- Estimate spill costs
- Find a coloring
- Insert spill



**■ FIGURE 13.7** Structure of the Global Coloring Allocator.

# Graph coloring: interference graph



Interference graph: conflicts between live ranges

- Each node refer to a live range
- Each edge connects node (live ranges) which cannot share a register
- Color the interference graph: one color for one physical register
- Spilling will simplify the graph; hence reducing the number of colors required

# Discovering global live ranges





#### We need to find the definition and its uses $\rightarrow$ SSA

- An operation that references the name defined by a  $\phi$ -function uses the value of one of its arguments; which argument depends on how control flow reached the  $\phi$ -function.
- All those definitions should reside in the same register and, thus, belong in the same live range.
- The algorithm examines each  $\phi$ -function in the program, and unions together the (SSA) sets associated with each  $\phi$ -function parameter and the set for the  $\phi$ -function result

## Example: Finding live ranges







- (a) Code Fragment in Pruned SSA Form
- (a) code riaginent in rianca 35/110iiii
- FIGURE 13.8 Discovering Live Ranges.

(b) Rewritten in Terms of Live Ranges

## Estimating global spill costs



#### Cost of spilling

- Address computation: could be save if it is in the activation record
- Memory operation: load/store
- Estimated execution frequency: heuristic, data profile

#### A live range can have


- ullet Negative spill cost: spilling is cheaper than copy o we should spill the range
- $\bullet$  Infinite spill cost: spilling is useless  $\rightarrow$  we should not spill the range

## Interference graph



#### Interference

ullet Two live ranges,  $LR_i$  and  $LR_j$  interfere if one is live at the definition of the other and they have different values.



An Interference Graph

# Building the interference graph



```
for each LR; do
    create a node n_i \in N
for each basic block b do
    LiveNow \leftarrow LiveOut(b)
    for each operation i in b, from bottom to top,
        assuming form op; LR_a, LR_b \Rightarrow LR_c do
        remove LR<sub>c</sub> from LIVENOW
        for each LR_i \in LiveNow^{\dagger} do
                                                 † If the operation is a
                                                 copy, LR_i \Rightarrow LR_i, do not
             add (LR_i, LR_c) to E
                                                 add the edge (LRi,LRi).
        add LR_a and LR_b to LiveNow
```


**■ FIGURE 13.9** Constructing the Interference Graph.

# Coalescing copies to reduce degree



### Consider the operation $i2iLR_i \implies LR_i$

- ullet If  $LR_i$  and  $LR_i$  do not otherwise interference
- ullet We can rewrite all references to  $LR_j$  to  $LR_i$



**■ FIGURE 13.10** Combining Live Ranges by Coalescing Copy Operations.

Coalesce the most frequently executed copies first

# Graph coloring



Finding K-coloring is NP-complete. Hence, we need an fast approximation of the algorithm.

- Simple graph coloring
- Spill nodes that do not have colors