Compiler Construction

Chapter 11: Instruction Selection

Dittaya Wanvarie

Department of Mathematics and Computer Science Chulalongkorn University

Second semester, 2024

Overview



Back-end optimization

- Instruction Selection
- Instruction scheduling
- Register allocation

Convert IR into target machine codes

- Machine-independent: most languages share some common features
- Machine-dependent: number of target instructions, types of registers, cost of each Instruction

Code generation



- Syntax-directed translation: Naive without any optimization
- Hand-crafted mapping rules between IR and target machine codes
- An automatic tool to choose the best choice among several possibilities

E.g. choices for $r_j = r_i$ in ILOC are i2i r_j <= r_i and the followings

Target machine codes



- Faster runtime (lower instruction cost)
- Less energy consumption
- Shorter codes (smaller size)

Motivating example



							•	
Ор	Arg_1	Arg ₂	Result	VAL ARP	NUM 4	l L	×	
× -	2 b	c t ₁	t ₁		VAL	NU 2 NUM	M LAB	+ NUM
					ARP	16	@G	12
	(a) Q	uadruple	es		(b) Lo	w-Level	AST	

FIGURE 11.1 Low-Level IRs for $a \leftarrow b - 2 \times c$.

The low-level detail in the AST allows the instruction selector to tailor its decisions to specific context.

 Although the high-level AST look similar, the translation will be different.

Low-level abstract syntax tree



Node types

- NUM for a constant that fits to the immediate field of a 3-address code
- CON for a constant that is larger than NUM but fits into the immediate field of loadI
- LAB represents relocatable symbol, i.e. an assembly-level label
- VAL represents a value in a register
- signifies a level of indirection

Ad-hoc matching



Template-based matching

- For a tree-based IR, the approach is a post-order walk, similar to the syntax-driven translation
- For a linear IR, the approach takes a linear scan over the code and emits codes for each operation

In this chapter

- Peephole optimization as a selector
- Tree-pattern matching as a selector

Peephole optimization



- Peephole: a small window (scope) that is moved over the code
- We are looking for a specific pattern in the translated code

E.g.

Components






- The expander will rewrite the input IR into low-level IR (LLIR)
- The simplifier with find specific patterns in the LLIR and improve them
- The matcher will match (map) the LLIR into machine instructions (assembly - ASM)

Example: Peephole optimization





■ FIGURE 11.2 Expand, Simplify, and Match Applied to the Example.

Example: Peephole optimization



Sequences produced by the simplifier

$r_1 \leftarrow 2$	r ₂ ← @CP	$r_4 \leftarrow \text{@CP} + \text{@G}$	$r_5 \leftarrow M(@CP + @G)$
r ₂ ← @CP	r ₃ ← @G	$r_5 \leftarrow M(r_4)$	r ₆ ← 12
r ₃ ← @G	$r_4 \leftarrow r_2 + r_3$	r ₆ ← 12	$r_7 \leftarrow r_5 + r_6$
Sequence 1	Sequence 2	Sequence 3	Sequence 4
$r_5 \leftarrow M(\text{@CP} + \text{@G})$	$r_5 \leftarrow M(@CP + @G)$	$r_8 \leftarrow M(r_5+12)$	$r_9 \leftarrow r_1 \times r_8$
$r_7 \leftarrow r_5 + 12$	$r_8 \leftarrow M(r_5 + 12)$	$r_9 \leftarrow r_1 \times r_8$	$r_{10} \leftarrow 16$
$r_8 \leftarrow M(r_7)$	$r_9 \leftarrow r_1 \! \times \! r_8$	$r_{10} \leftarrow 16$	$r_{11} \leftarrow r_{\textit{arp}} - r_{10}$
Sequence 5	Sequence 6	Sequence 7	Sequence 8
$r_9 \leftarrow r_1 {\times} r_8$	$r_9 \leftarrow r_1 \times r_8$	$r_{12} \leftarrow M(r_{arp} - 16)$	$\texttt{r}_{13} \leftarrow \texttt{M(r}_{12})$
$r_{11} \leftarrow r_{arp} - 16$	$r_{12} \leftarrow M(r_{arp} - 16)$	$r_{13} \leftarrow M(r_{12})$	$r_{14} \leftarrow r_{13} - r_{9}$
$r_{12} \leftarrow \texttt{M(r}_{11})$	$r_{13} \leftarrow M(r_{12})$	$r_{14} \leftarrow r_{13} - r_{9}$	r ₁₅ ← 4
Sequence 9	Sequence 10	Sequence 11	Sequence 12
$r_{14} \leftarrow r_{13} - r_9$	$r_{14} \leftarrow r_{13} - r_9$	$r_{14} \leftarrow r_{13} - r_{9}$	$M(r_{arp}+4) \leftarrow r_{14}$
$r_{15} \leftarrow 4$	$r_{16} \leftarrow r_{arp} + 4$	$M(r_{arp} + 4) \leftarrow r_{14}$	
$r_{16} \leftarrow r_{arp} + r_{15}$	$M(r_{16}) \leftarrow r_{14}$		
Sequence 13	Sequence 14	Sequence 15	Sequence 16

■ FIGURE 11.3 Sequences Produced by the Simplifier.

Result from the simplifier



1
$$r_1 \leftarrow 2$$

6 $r_5 \leftarrow M(@CP + @G)$
7 $r_8 \leftarrow M(r_5 + 12)$
10 $r_9 \leftarrow r_1 \times r_8$
11 $r_{12} \leftarrow M(r_{arp} - 16)$
12 $r_{13} \leftarrow M(r_{12})$
15 $r_{14} \leftarrow r_{13} - r_9$
16 $M(r_{arp} + 4) \leftarrow r_{14}$

Code Emitted by the Simplifier

Recognizing dead values



- We may fold r12 + 12 into 4
- However, we cannot eliminate r12 = 2 unless we know that the variable will NOT be used after these operations
 - We may perform LiveOut analysis or find list of names that are used in more than one block

Control-flow operations



Eliminating branches and jumps by tracking dead labels

- Combine blocks
- Eliminating unreachable block

Physical versus logical windows



Physical windows: adjacent operations

Lack of instruction-level parallelism

Logical windows: connected operation in the flow

- E.g. operations that define and use the same value
- Next use analysis

Simple tree walk





Ор	Arg ₁	Arg ₂	Result
×	2	С	t
-	b	t	a

Arithm	etic Operations	Mem	ory Opera	ations
add	$r_1.r_2 \Rightarrow r_3$	store	r_1	\Rightarrow r ₂
addI	$r_1, c_2 \Rightarrow r_3$	storeA0	r ₁	⇒ r2, r
sub	$r_1, r_2 \Rightarrow r_3$	storeAI	r ₁	$\Rightarrow r_2, c$
subI	$r_1, c_2 \Rightarrow r_3$	loadI	c1	\Rightarrow r ₃
rsubI	$r_2, c_1 \Rightarrow r_3$	load	r_1	\Rightarrow r ₃
mult	$r_1, r_2 \Rightarrow r_3$	loadA0	r_1, r_2	\Rightarrow r ₃
multI	$r_1, c_2 \Rightarrow r_3$	loadAI	r1.c2	\Rightarrow r ₃

Simple tree walk



Reading a variable and a constant

```
case IDENT: case NUM: t1 \leftarrow base(node); result \leftarrow NextRegister(); \\ t2 \leftarrow offset(node); emit (loadI, val(node), \\ result \leftarrow NextRegister(); none, result); \\ emit (loadAO, t1, t2, result); break: \\ break:
```

- Loading a variables into a register relies on two routines, base and offset
 - A call by reference needs an additional load from the computed address
- Loading a constant
 - ▶ If a constant is fit into the immediate field, then use the immediate form
 - Reuse values already stored in a register

Example: Variables on multiply



18/26



				Ge	nerated C	ode					
								loadI	@G	\Rightarrow	r ₅
loadI	4	\Rightarrow	r ₅					loadI	4	\Rightarrow	r ₆
loadA0	rarp.rs	\Rightarrow	r ₆	loadI	4		r ₅	1oadA0	r5.r6	\Rightarrow	r7
	8	\Rightarrow			rarp.r ₅		r ₆	loadI	@H	\Rightarrow	r ₈
loadAO	rarp.r7		r ₈	loadI	2		r ₇	loadI	4	\Rightarrow	rg
mult	r ₆ .r ₈		rg	mult	r ₆ .r ₇	\Rightarrow	r ₈	loadA0	rg,rg	\Rightarrow	r10
								mult	r7.r10	\Rightarrow	r_1


				De	sired Cod	le					
								loadI	4	\Rightarrow	r ₅
	rarp.4			loadAI	rarp.4	_	r-	loadAI	rs.@G	\Rightarrow	re
loadAI	rarp.8	\Rightarrow	r_6		r ₅ ,2			loadAI			
mult	r_5, r_6	\Rightarrow	r ₇	murci	15,2	\rightarrow	16	mult			

The simple abstract syntax tree cannot see the redundancy in the machine codes

Example: Variables on multiply



$$a = b - 2 * c$$



We may change the tree into a low-level abstract syntax tree.

Tree-pattern matching



- We may also represent the operation (machine instruction) using a tree.
 - ▶ We call this an op-tree.
- We can also linearize an abstract syntax tree in to a prefix form

Then, we are trying to map an AST subtree rooted at an **<ast-node>** with an **<op-tree>**.

Rewrite rules




	- 1	Prod	luction	Cost	С	ode Template
0	Goa1	\rightarrow	Goal Stmt	0		
-1	Goal	\rightarrow	Stmt	0		
2	Stmt	\rightarrow	← (Reg ₁ ,Reg ₂)	3	store	$r_2 \Rightarrow r_1$
3	Stmt	\rightarrow	\leftarrow (T1 ₁ ,Reg ₂)	3	storeA0	$r_2 \Rightarrow T1.r_1,T1.r_2$
4	Stmt	\rightarrow	\leftarrow (T2 ₁ ,Reg ₂)	3	storeAI	$r_2 \Rightarrow T2.r,T2.n$
5	Reg	\rightarrow	◆ (Reg ₁)	3	load	$r_1 \Rightarrow r_{\text{new}}$
6	Reg	\rightarrow	◆ (T1 ₁)	3	1oadA0	$T1.r_1, T1.r_2 \Rightarrow r_{new}$
7	Reg	\rightarrow	◆ (T2 ₁)	3	loadAI	$T2.r,T2.n \Rightarrow r_{new}$
8	Reg	\rightarrow	+ (Reg ₁ ,Reg ₂)	1	add	$r_1, r_2 \Rightarrow r_{new}$
9	Reg	\rightarrow	+ (Reg ₁ ,T3 ₂)	1	addI	$r_1,T3 \Rightarrow r_{new}$
10	Reg	\rightarrow	+ (T3 ₁ ,Reg ₂)	1	addI	r_2 , T3 \Rightarrow r_{new}
11	Reg	\rightarrow	- (Reg ₁ ,Reg ₂)	1	sub	$r_1, r_2 \Rightarrow r_{new}$
12	Reg	\rightarrow	- (Reg ₁ ,T3 ₂)	1	subI	$r_1,T3 \Rightarrow r_{new}$
13	Reg	\rightarrow	- (T3 ₁ ,Reg ₂)	1	rsubI	r_2 ,T3 \Rightarrow r_{new}
14	Reg	\rightarrow	\times (Reg ₁ ,Reg ₂)	2	mult	$r_1, r_2 \Rightarrow r_{new}$
15	Reg	\rightarrow	× (Reg ₁ ,T3 ₂)	2	multI	$r_1,T3 \Rightarrow r_{new}$
16	Reg	\rightarrow	\times (T3 ₁ ,Reg ₂)	2	multI	r_2 , T3 \Rightarrow r_{new}
17	Reg	\rightarrow	CON ₁	1	loadI	$\texttt{CON}_1 \Rightarrow r_{\text{new}}$
18	Reg	\rightarrow	NUM_1	1	loadI	$\text{NUM}_1 \Rightarrow r_{\text{new}}$
19	Reg	\rightarrow	LAB ₁	4	loadI	$\text{@CP} \Rightarrow r_{\text{new}_1}$
					loadAI	r_{new_1} , $\theta L \Rightarrow r_{new_2}$
20	Reg	\rightarrow	VAL ₁	0		
21	T1		+ (Reg ₁ ,Reg ₂)	0		
22	T2		+ (Reg ₁ ,T3 ₂)	0		
23	T2		+ (T3 ₁ ,Reg ₂)	0		
24	T3	\rightarrow	NUM ₁	0		

■ FIGURE 11.5 Rewrite Rules for Tilling the Low-Level Tree with ILOC.

Restriction on the rule set






- FIGURE 11.6 Single-Operator Patterns Versus Multioperator Patterns.
- Each pattern includes at most one operator
- Leaves in the tree appear only in singleton rules (Rule 17, 20, 24)

Rewrite sequence





■ FIGURE 11.7 A Simple Tree Rewrite Sequence.

Potential matches for the variable @G+12

@G is a label (memory address)

Tiling	7 22 + 24 LAB NUM @G 12	5	21 + 18 LAB NUM @G 12	8 + 18 19 Num 0G 12
Code	$egin{array}{ll} \mbox{loadI @CP} &\Rightarrow r_1 \ \mbox{loadAI } r_1, \mbox{@G} \Rightarrow r_2 \ \mbox{loadAI } r_j, \mbox{12} \Rightarrow r_k \ \mbox{\cost: 7 cycles} \end{array}$	$\begin{array}{ll} \text{loadI @CP} & \Rightarrow r_1 \\ \text{loadAI } r_1, \text{@G} \Rightarrow r_3 \\ \text{addI} & r_1, \text{12} \Rightarrow r_k \\ \text{load} & r_k & \Rightarrow r_1 \\ \end{array}$	$\begin{array}{l} \text{loadI @CP} \Rightarrow r_1 \\ \text{loadAI } r_1, \text{@G} \Rightarrow r_3 \\ \text{loadI } 12 \Rightarrow r_k \\ \text{loadA0 } r_3, r_k \Rightarrow r_1 \\ \\ \text{Cost: 8 cycles} \end{array}$	$\begin{array}{ll} \text{loadI @CP} & \Rightarrow r_1 \\ \text{loadAI } r_1, \text{@G} \Rightarrow r_3 \\ \text{loadI } 12 & \Rightarrow r_k \\ \text{add} & r_3, r_k \Rightarrow r_1 \\ \text{load} & r_1 & \Rightarrow r_m \\ \end{array}$
Sequences	(19,24,22,7) (24,19,22,7)	(19,24,9,5) (24,19,9,5)	(19,18,21,6) (18,19,21,6)	(19,18,8,5) (18,19,8,5)

 \blacksquare FIGURE 11.8 The Set of All Tilings for the Example Subtree.



Example



	F	Proc	luction	Cost	С	ode Template
0	Goal	\rightarrow	Goal Stmt	0		
- 1	Goa1	\rightarrow	Stmt	0		
2	Stmt	\rightarrow	\leftarrow (Reg ₁ ,Reg ₂)	3	store	$r_2 \Rightarrow r_1$
3	Stmt	\rightarrow	\leftarrow (T1 ₁ ,Reg ₂)	3	storeA0	$r_2 \Rightarrow T1.r_1,T1.r_2$
4	Stmt	\rightarrow	\leftarrow (T2 ₁ ,Reg ₂)	3	storeAI	$r_2 \Rightarrow T2.r,T2.n$
5	Reg	\rightarrow	◆ (Reg ₁)	3	load	$r_1 \Rightarrow r_{\text{new}}$
6	Reg	\rightarrow	◆ (T1 ₁)	3	1oadA0	$\text{T1.r}_1, \text{T1.r}_2 \Rightarrow r_{\text{new}}$
7	Reg	\rightarrow	◆ (T2 ₁)	3	loadAI	T2.r,T2.n \Rightarrow r _{new}
8	Reg	\rightarrow	+ (Reg ₁ ,Reg ₂)	1	add	$r_1, r_2 \Rightarrow r_{\text{new}}$
9	Reg	\rightarrow	+ (Reg ₁ ,T3 ₂)	1	addI	$r_1,T3 \Rightarrow r_{new}$
10	Reg	\rightarrow	+ (T3 ₁ ,Reg ₂)	1	addI	$r_2,T3 \Rightarrow r_{\text{new}}$
11	Reg	\rightarrow	- (Reg ₁ ,Reg ₂)	1	sub	$r_1, r_2 \Rightarrow r_{new}$
12	Reg	\rightarrow	- (Reg ₁ ,T3 ₂)	1	subI	$r_1,T3 \Rightarrow r_{new}$
13	Reg	\rightarrow	- (T3 ₁ ,Reg ₂)	1	rsubI	$r_2,T3 \Rightarrow r_{new}$
14	Reg	\rightarrow	\times (Reg ₁ ,Reg ₂)	2	mult	$r_1, r_2 \Rightarrow r_{new}$
15	Reg	\rightarrow	× (Reg ₁ ,T3 ₂)	2	multI	$r_1,T3 \Rightarrow r_{new}$
16	Reg	\rightarrow	\times (T3 ₁ ,Reg ₂)	2	multI	r_2 ,T3 \Rightarrow r_{new}
17	Reg	\rightarrow	CON ₁	1	loadI	$\texttt{CON}_1 \Rightarrow \texttt{r}_{\texttt{new}}$
18	Reg	\rightarrow	NUM ₁	1	loadI	$\text{NUM}_1 \Rightarrow r_{\text{new}}$
19	Reg	\rightarrow	LAB ₁	4	loadI	$\theta CP \Rightarrow r_{new_1}$
					loadAI	r_{new_1} ,@L \Rightarrow r_{new_2}
20	Reg		VAL ₁	0		
21	T1		+ (Reg ₁ ,Reg ₂)	0		
22	T2		+ (Reg ₁ ,T3 ₂)	0		
23	T2		+ (T3 ₁ ,Reg ₂)	0		
24	T3	\rightarrow	NUM ₁	0		

3
1 VAL 2 NUM 8 14 14 ARP 4 7 9 13
6 NUM 13 12
4 VAL 5 NUM 10 LAB 11 NUM ARP 16 06 12

(a) Low-Level AST for a ← b - 2 x c



(b) Top-down Assignment of Rules

Node	Rule	E	mitted C	ode	
6	12	subI	r _{arp} , 16	⇒	ra
7	5	load	ra	\Rightarrow	r _b
8	5	load	rb	\Rightarrow	rc
10	19	loadI	9CP	\Rightarrow	rd
		loadAI	rd, 0G	\Rightarrow	re
13	7	loadAI	re, 12	\Rightarrow	rf
14	16	multI	$r_f, 2$	\Rightarrow	rg
15	11	sub	r_c, r_q	\Rightarrow	r _h
16	4	storeAI	rh	\Rightarrow	r _{arp} ,
	(c) C	ode Emitter	l by Rules		

Node	Reg	Stmt	T1	T2	Т3
1	20°				
2	18 ¹				24°
3	82		211	220	
	9.1				
4	20°				
5	18 ¹				240
6	112				
	121				
7	54				
8	57				
9	18 ¹				240
10	194				
11	18 ¹				240
12	86		215	224	
	9.5				
13	58				
	68				
	77				
14	14 10				
	169				
15	11 17				
16		221			
		321			
		420			

(d) Full Set of Matches and Costs

■ FIGURE 11.5 Rewrite Rules for Tilling the Low-Level Tree with ILOC.

■ FIGURE 11.10 Results of Running Tile on the Low-Level AST for $a \leftarrow b - 2 \times c$.

Tiles and their costs



```
Tile(n) /* n is a node in an AST */
                                                                                                                   if n is a leaf node then
Tile(n)
                                      /* n is an AST node */
                                                                                                                      Match(n +) rule ← { low-cost rule that matches n. in each class }
                                                                                                                      Match(n,*).cost \leftarrow \{corresponding cost\}
     if n is a leaf then
                                                                                                                   else if n is a unary node then
         Match(n,*) \leftarrow \{ rules that implement n \}
                                                                                                                      Tile(child(n))
                                                                                                                      Match(n,*).rule \leftarrow invalid
     else if n is a unary node then
                                                                                                                      Match(n,*).cost \leftarrow largest integer
          Tile(child(n))
                                                                                                                      for each rule r where operator(r) = operator(n) do
                                                                                                                          if (child(r), child(n)) are compatible then
         Match(n,*) \leftarrow \emptyset /* Clear n's Match sets */
                                                                                                                              NewCost \leftarrow RuleCost(r) + Match(child(n),class(child(r))),cost
         for each rule r where operator(r) = operator(n) do
                                                                                                                             if (Match(n,class(r)),cost > NewCost) then
                                                                                                                                 Match(n,class(r)).rule \leftarrow r
              if (child(r), child(n)) are compatible then
                                                                                                                                 Match(n.class(r)).cost \leftarrow NewCost
                    add r to Match(n, class(r))
                                                                                                                   else if n is a binary node then
                                                                                                                      Tile(left(n))
     else if n is a binary node then
                                                                                                                      Tile(right(n))
          Tile(left(n))
                                                                                                                      Match(n,*).nule \leftarrow invalid
          Tile(right(n))
                                                                                                                      Match(n,*).cost \leftarrow largest integer
                                                                                                                      for each rule r where operator(r) = operator(n) do
         Match(n,*) \leftarrow \emptyset /* Clear n's Match sets */
                                                                                                                          if (left(r), left(n)) and (right(r), right(n)) are compatible then
         for each rule r where operator(r) = operator(n) do
                                                                                                                              NewCost \leftarrow RuleCost(r) + Match(left(n), class(left(r))) cost
                                                                                                                                      + Match(right(n), class(right(r))).cost
              if (left(r), left(n)) and (right(r), right(n)) are compatible then
                                                                                                                             if (Match(n,class(r)).cost > NewCost) then
                         add r to Match(n, class(r))
                                                                                                                                 Match(n.class(r)).rule \leftarrow r
                                                                                                                                 Match(n.class(r)).cost \leftarrow NewCost
```

■ FIGURE 11.9 Compute All Matches to Tile an AST.

■ FIGURE 11.11 Compute Low-Cost Matches to Tile an AST.

Tools



Finding the optimal (lowest possible) cost matches

- Write rules to match an <ast-node> with <op-tree>. This method is suitable for a small instruction set
- Bottom-up rewrite systems (BURS)
- Parsing techniques
- String matching