Compiler Construction

Chapter 4: Intermediate representations

Dittaya Wanvarie

Department of Mathematics and Computer Science Chulalongkorn University

Second semester, 2024

Dittaya Wanvarie (CSCU)

Outline



- Overview
- @ Graphical IRs
- 3 Linear IRs
- Symbol tables
- Name spaces
- Placement of values in memory

Introduction



Intermediate representation (IR)

- Representation of the code
- Derives many facts that have no explicit representation in source code
 - ► E.g. memory addresses of variables and constants
- A symbol table is also a part of IR
- IR choices depend on the nature of the source and the target languages

Taxonomy of IRs



Structural organization

- Graphical IRs e.g. a parse tree
- Linear IRs e.g. ILOC code
- Hybrid IRs e.g. a control-flow graph (CFG)

Level of abstraction

- Near-source representation e.g. a tree
- Low-level representation e.g. ILOC code

Mode of use

- Definitive IR is the primary representation for the code.
- Derivative IR is built for a specific, temporary purpose.

Naming - namespace


Names and storage locations

Examples of IRs





(a) AST for $a \leftarrow b - 2 \times c$



(c) Low-Level AST

Op Arg₁ Arg₂ Result

- x 2 c t - b t a
- (b) Quadruples for $a \leftarrow b 2 \times c$

$$t_0 \leftarrow r_{arp} - 16$$

$$t_1 \leftarrow \blacklozenge t_0$$

$$t_2 \leftarrow \blacklozenge t_1$$

$$t_3 \leftarrow @G$$

$$t_4 \leftarrow t_3 + 12$$

$$t_5 \leftarrow \blacklozenge t_4$$

$$t_6 \leftarrow t_5 \times 2$$

$$t_7 \leftarrow t_2 - t_6$$

$$t_8 \leftarrow r_{arp} + 4$$

$$\blacklozenge$$
 t₈ \leftarrow t₇

(d) Low-Level Linear Code

FIGURE 4.1 Different Representations for $a \leftarrow b$ – 2 x c.

Outline



- Overview
- ② Graphical IRs
- 3 Linear IRs
- Symbol tables
- Name spaces
- Placement of values in memory

Parse tree



$$Goal \rightarrow Expr$$

$$Expr \rightarrow Expr + Term$$

$$| Expr - Term$$

$$| Term \rightarrow Term \times Factor$$

$$| Term + Factor$$

$$| Factor \rightarrow (Expr)$$

$$| num$$

$$| name$$

$$Goal$$

$$Expr$$

$$| Expr$$

$$| Expr$$

$$| Term \times Factor$$

$$| Term \times$$

FIGURE 4.2 Parse Tree for $a \times 2 + a \times 2 \times b$

(a) Classic Expression Grammar

(b) Parse Tree for $a \times 2 + a \times 2 \times b$

Syntax-related tress



- Parse trees
 - Mostly used in parsing and attribute grammar
- Abstract syntax tree
 - A compact parse tree with no nonterminal node.
- Directed acyclic graphs (DAGs)


Abstract syntax tree (AST)



An AST is a contraction of the parse tree that omits most nodes for nonterminal symbols.

- Source-to-source translation
- Low-level AST is also a source to generate assembly codes

$$a \times 2 + a \times 2 \times b$$



Directed acyclic graph (DAG)



A DAG is an AST with sharing. Identical subtrees are instantiated once, with multiple parents.

- Reduce memory footprint
- Identify redundancies

$$a x 2 + a x 2 x b$$



Control-flow graph



Basic block


A basic block is a maximal-length sequence of branch-free code. It begins with a labelled operation and ends with a branch, jump, or predicated operation.

Control-flow graph

A control-flow graph has a node for every basic block and an edge for each possible control transfer between blocks.


Control-flow graph








Source Code





Abstract Syntax Tree

Control-flow graph



Derivative IR

- A graph represents relationships among blocks
- Operation inside a block are represented with another IR, such as AST, DAG, linear IRs
- Use for optimization

Although a basic block is a maximal-length sequence of branch-free code, we may build a blocks that are shorter, e.g. a single-statement block.


Dependence graph



Data-dependence graph - partial ordering on execution

| 1 | loadAI | r _{arp} , @a | \Rightarrow | ra |
|----|---------|-----------------------|---------------|---------------------------|
| 2 | loadI | 2 | \Rightarrow | |
| 3 | loadAI | r _{arp} , @b | \Rightarrow | r_b |
| 4 | loadAI | r _{arp} , @c | \Rightarrow | r_c |
| 5 | loadAI | r _{arp} ,@d | \Rightarrow | r_{d} |
| 6 | mult | r_a, r_2 | \Rightarrow | r_a |
| 7 | mult | r_a , r_b | \Rightarrow | $\mathbf{r}_{\mathbf{a}}$ |
| 8 | mult | r_a, r_c | \Rightarrow | r_{a} |
| 9 | mult | r_a, r_d | \Rightarrow | $\mathbf{r}_{\mathbf{a}}$ |
| 10 | storeAI | \mathbf{r}_{a} | \Rightarrow | r _{arp} ,@a |
| | | | | |

- (a) Example Code from Chapter 1
- FIGURE 4.3 An ILOC Basic Block and Its Dependence Graph.



(b) Dependence Graph for the Example

Dependence graph




Control-flow graph and dependence graph

1
$$x \leftarrow 0$$

2 $i \leftarrow 1$
3 while $(i < 100)$
4 $if (y[i] > 0)$
5 $then x \leftarrow x + y[i]$
6 $i \leftarrow i + 1$
7 print x

(a) The Code



(b) Its Dependence Graph

■ **FIGURE 4.4** Interaction Control Between Flow and the Dependence Graph.

What are benefits from this analysis?

Call graph



A graph that represents each distinct procedural call.

To perform inter-procedure and intra-procedure analysis

Possible complications

- External function calls
- Procedure-valued parameters e.g. callback functions
- Inheritance, i.e. different method implementations

Outline



- Overview
- @ Graphical IRs
- 3 Linear IRs
- Symbol tables
- Name spaces
- Placement of values in memory


Linear IR



An ordered series of operations

| 1 | loadAI | r _{arp} ,@a | \Rightarrow | r_a |
|----|---------|----------------------|---------------|---------------------------|
| 2 | loadI | 2 | \Rightarrow | r_2 |
| 3 | loadAI | r _{arp} ,@b | \Rightarrow | \mathbf{r}_{b} |
| 4 | loadAI | r _{arp} ,@c | \Rightarrow | \mathbf{r}_{c} |
| 5 | loadAI | r _{arp} ,@d | \Rightarrow | \mathbf{r}_{d} |
| 6 | mult | r_a, r_2 | \Rightarrow | r_{a} |
| 7 | mult | r_a, r_b | \Rightarrow | r_{a} |
| 8 | mult | r_a, r_c | \Rightarrow | r_{a} |
| 9 | mult | r_a, r_d | \Rightarrow | r_{a} |
| 10 | storeAI | r_{a} | \Rightarrow | r _{arp} ,@a |
| | | | | |

(a) Example Code from Chapter 1



(b) Dependence Graph for the Example

■ FIGURE 4.3 An ILOC Basic Block and Its Dependence Graph.

ILOC code has an implicit total order (those line numbers); the dependence graph imposes a partial order (graph direction) that allows multiple execution orders

Stack-machine code



One-address codes: top-of-stack address

- Take operands from the stack
- Push the result back onto the stack

E.g.
$$a - 2 \times b$$

```
push 2
push b
multiply
push a
subtract
```

- Compact (memory), with few names
- Java's bytecode is similar to stack-machine code.

Three-address code



- Two addresses for operands
- One address for result

E.g.
$$a - 2 \times b$$

- Compact
- Most operations consists of an opcode and three names

Linear IR implementation





t₄



(a) Simple Array

(b) Array of Pointers

(c) Linked List

- **FIGURE 4.5** Implementations of Three-Address Code for $a 2 \times b$.
- Load/store operations
- Code moving during optimization
- Storage requirement

Building a control-flow graph



FindLeaders()

```
next ← 1

Leader[next++] ← 1

create a CFG node for I₁

for i ← 2 to n do

if op₁ has a label lᵢ then

Leader[next++] ← i

create a CFG node for Iᵢ

// MaxStmt is a global variable

MaxStmt ← next - 1
```

- (a) Finding Leaders
- FIGURE 4.6 Building a Control-Flow Graph.

BuildGraph()

```
for i \leftarrow 1 to MaxStmt do
    i ← Leader[i] + 1
    while (j \le n \text{ and } op_i \notin Leader) do
         i \leftarrow i + 1
    i \leftarrow i - 1
    Last[i] \leftarrow i
    if op_i is "cbr r_k \rightarrow 1_1, 1_2" then
         add edge from j to node for 11
         add edge from j to node for 12
     else if op_i is "jumpI \rightarrow 1_1" then
         add edge from i to node for 1,
     else if op_i is "jump \rightarrow r_1" then
         add edges from j to all labeled
              statements
    end
```

(b) Finding Last and Adding Edges

10149142121 2 000

Complications in CFG construction



- Ambiguous jumps
- Fall-through branch
- PC (program counter) related branch
- Branch delay slots
- Inter-procedural jumps

Exercise: Building a control-flow graph



```
j = 1
    t1 = 10 * i
    t2 = t1 + i
    t3 = 8 * t2
6)
    t4 = t3 - 88
    a[t4] = 0.0
8)
    j = j + 1
    if j <= 10 goto (3)
10)
    i = i + 1
    if i <= 10 goto (2)
12)
    i = 1
13)
    t5 = i - 1
14) t6 = 88 * t5
15) a[t6] = 1.0
16)
    i = i + 1
17)
    if i <= 10 goto (13)
```

Outline




- Overview
- @ Graphical IRs
- 3 Linear IRs
- 4 Symbol tables
- 6 Name spaces
- Placement of values in memory

Symbol tables



A symbol table is a collection of information about names and values

- E.g., data type, size, storage location
- Map from textual name to an index in a repository
- A repository where index leads to the names' property



A compiler may use multiple tables to represent different kinds of information about different kinds of values.

Name resolution



If we found a reference to a name n at point p in a program

 \bullet We have to map n back to its declaration in the naming environment that holds p


Scope: the region of a program where a given name can be accessed

- Lexical scopes: nested regions of codes
- Instance hierarchies: superclass and subclass

Hierarchical tables



Look for name m



- These tables are also useful for performance monitoring and debugging.
- Some language constructs e.g. records, structs and objects act as independent scope.

Table implementation



Data structure

- Linear list
- (Balanced) Tree
- Hash map
- Static map e.g. DFA similar to a a scanner.

Some common properties

- Record (struct) storage should be either contiguous or block-contiguous
- Each repository (table) should contain enough information to rebuild the lookup structure
- The repository should support changes to the search path e.g. the parser moves in and out of different scopes


Outline



- Overview
- @ Graphical IRs
- 3 Linear IRs
- Symbol tables
- Name spaces
- Placement of values in memory



Implicit vs explicit names



AST for $a - 2 \times b$

load @b
$$\Rightarrow$$
 r₀
multI 2, r₀ \Rightarrow r₁
load @a \Rightarrow r₂
subI r₂, r₁ \Rightarrow r₃

ILOC for a - 2 × b

load
$$@b \Rightarrow r_0$$

multI 2, $r_0 \Rightarrow r_1$
load $@a \Rightarrow r_0$
subI r_0 , $r_1 \Rightarrow r_1$


ILOC for $a - 2 \times b$ With Name Reuse

Name spaces in the IR



Variables versus values

- $a \leftarrow 2 * b + cos(c/3)$
 - ightharpoonup a, b, c can be used in subsequent statements
 - 2*b, c/3, cos(c/3) cannot
- If evaluated expressions have their own unique name, we may be able to reuse them



Source-Level Tree

$$\begin{array}{llll} \text{subI} & r_{\text{i}}, 1 & \Rightarrow r_{1} \\ \text{multI} & r_{1}, 10 & \Rightarrow r_{2} \\ \text{subI} & r_{\text{j}}, 1 & \Rightarrow r_{3} \\ \text{add} & r_{2}, r_{3} & \Rightarrow r_{4} \\ \text{multI} & r_{4}, 4 & \Rightarrow r_{5} \\ \text{loadI} & \text{@a} & \Rightarrow r_{6} \\ \text{add} & r_{5}, r_{6} & \Rightarrow r_{7} \\ \text{load} & r_{7} & \Rightarrow r_{\text{aij}} \\ \end{array}$$

ILOC code provides explicit names for each subexpression in the calculation

Naming temporary values



Static single-assignment form (SSA)



SSA is an IR that has a value-based name system, created by renaming and use of pseudo-operations called ϕ -functions. SSA encodes both control and value flow.

- Each definition has a distinct name.
- Each use refer to a single definition.
- \bullet A $\phi\text{-function}$ is inserted at a point where different control-flow paths merges, and defines a new name.
 - lacksquare All ϕ functions run in parallel at the beginning of the block




A ϕ function takes an arbitrary number of operands

$$\begin{array}{c} x_0 \leftarrow \cdots \\ y_0 \leftarrow \cdots \\ \text{if } (x_0 \geq 100) \text{ goto next} \\ x \leftarrow \cdots \\ y \leftarrow \cdots \\ \text{while } (x < 100) \\ x \leftarrow x + 1 \\ y \leftarrow y + x \\ \end{array} \qquad \begin{array}{c} \text{loop: } x_1 \leftarrow \phi(x_0, x_2) \\ y_1 \leftarrow \phi(y_0, y_2) \\ x_2 \leftarrow x_1 + 1 \\ y_2 \leftarrow y_1 + x_2 \\ \text{if } (x_2 < 100) \text{ goto loop} \\ \text{next: } x_3 \leftarrow \phi(x_0, x_2) \\ y_3 \leftarrow \phi(y_0, y_2) \\ \end{array}$$

■ **FIGURE 4.7** A Small Loop in SSA Form.





 ϕ -Function at the End of a Case Statement

Outline



- Overview
- @ Graphical IRs
- Linear IRs
- Symbol tables
- Name spaces
- Placement of values in memory

Placement of values in memory



- Physical register
- Memory in a specific location <base address, offest>
- Virtual register
- Symbolic label

The location's lifetime must match the lifetime of the value.

Memory models



- Register-to-register
 - Keep values in registers unless explicitly specified
 - Fast computation
 - May require a large numbers of registers
- Memory-to-memory
 - Move values to registers just before they are used
 - Store values back to memory just after they are defined
 - Require few registers
 - May have several unnecessary load/store
- Stack model

```
load @a

⇒ vr<sub>i</sub>

                                                                                                               push @b
                                                                                                               push @a
add @a. @b \Rightarrow @c
                                                                       add vr_a, vr_b \Rightarrow vr_c
                                       vr_i, vr_i \Rightarrow vr_k
                                                                                                               add
                                                   → @c
                               store vr.
                                                                                                               pop \Rightarrow @c
            (a) Memory-to-Memory Model
                                                                    (b) Register-to-Register Model
                                                                                                              (c) Stack Model
```

■ FIGURE 4.8 Three-Operand Add Under Different Memory Models.



39 / 42


Keeping values in registers



Register-to-register memory model

- Map (unlimited numbers of) virtual registers to physical registers
- Spill data in any virtual register that cannot be kept in a physical register





Assigning values to data areas



Storage during runtime depends on the following properties

- Lifetime
- Region of visibility
- Declaring scope

| | Scope | Lifetime | Location |
|------|------------------------|-------------------------------|--|
| ALLs | Local Local File | Automatic Static Static | Registers or local data area of declaring scope Procedure or file static data area File static data area |
| | Global | Static | Global data area |
| | Method | Automatic | Registers or local data area of declaring scope |
| Ls | Method | Static | Class record or method-specific static data area |
| 00Ls | Class | Static | Class record |
| | Global | Static | Global data area |
| | any scope | Irregular | Explicitly allocated on the heap |

■ FIGURE 4.9 Variable Placement by Scope and Lifetime.

42 / 42