

Compiler Construction

Chapter 11: Instruction Selection

Dittaya Wanvarie

Department of Mathematics and Computer Science
Chulalongkorn University

Second semester, 2024

Back-end optimization

- Instruction Selection
- Instruction scheduling
- Register allocation

Convert IR into target machine codes

- Machine-independent: most languages share some common features
- Machine-dependent: number of target instructions, types of registers, cost of each Instruction

- Syntax-directed translation: Naive without any optimization
- Hand-crafted mapping rules between IR and target machine codes
- An automatic tool to choose the best choice among several possibilities


E.g. choices for $r_j = r_i$ in ILOC are `i2i r_j <= r_i` and the followings

```
addI r_i,0 => r_j  subI   r_i,0 => r_j  multI   r_i,1 => r_j  
divI r_i,1 => r_j  lshiftI r_i,0 => r_j  rshiftI r_i,0 => r_j  
and  r_i,r_i => r_j  orI    r_i,0 => r_j  xorI    r_i,0 => r_j
```

- Faster runtime (lower instruction cost)
- Less energy consumption
- Shorter codes (smaller size)

| Op | Arg ₁ | Arg ₂ | Result |
|----|------------------|------------------|----------------|
| × | 2 | c | t ₁ |
| - | b | t ₁ | a |

(a) Quadruples



(b) Low-Level AST

■ **FIGURE 11.1** Low-Level IRs for $a \leftarrow b - 2 \times c$.

The low-level detail in the AST allows the instruction selector to tailor its decisions to specific context.

- Although the high-level AST look similar, the translation will be different.

Node types

- **NUM** for a constant that fits to the immediate field of a 3-address code
- **CON** for a constant that is larger than **NUM** but fits into the immediate field of `loadI`
- **LAB** represents relocatable symbol, i.e. an assembly-level label
- **VAL** represents a value in a register
- \diamond signifies a level of indirection

Template-based matching

- For a tree-based IR, the approach is a post-order walk, similar to the syntax-driven translation
- For a linear IR, the approach takes a linear scan over the code and emits codes for each operation

In this chapter

- Peephole optimization as a selector
- Tree-pattern matching as a selector


- Peephole: a small window (scope) that is moved over the code
- We are looking for a specific pattern in the translated code

E.g.

```
storeAI r1    ⇒ rarp,8    ⇒ storeAI r1 ⇒ rarp,8  
loadAI  rarp,8 ⇒ r15       i2i      r1 ⇒ r15
```


```
addI r2,0 ⇒ r7    ⇒ mult r4,r2 ⇒ r10  
mult r4,r7 ⇒ r10
```

```
      jumpI → l10    ⇒      jumpI → l11  
l10: jumpI → l11    l10: jumpI → l11
```

- 1 The expander will rewrite the input IR into low-level IR (LLIR)
- 2 The simplifier will find specific patterns in the LLIR and improve them
- 3 The matcher will match (map) the LLIR into machine instructions (assembly - ASM)


Example: Peephole optimization



■ FIGURE 11.2 *Expand, Simplify, and Match* Applied to the Example.

Example: Peephole optimization

Sequences produced by the simplifier



■ FIGURE 11.3 Sequences Produced by the Simplifier.

Result from the simplifier

```
1   r1   ← 2
6   r5   ← M(@CP + @G)
7   r8   ← M(r5 + 12)
10  r9   ← r1 × r8
11  r12  ← M(rarp - 16)
12  r13  ← M(r12)
15  r14  ← r13 - r9
16  M(rarp + 4) ← r14
```

Code Emitted by the Simplifier

```
r12 <= 2  
r14 <= r12 + r12
```

- We may fold $r12 + 12$ into 4
- However, we cannot eliminate $r12 = 2$ unless we know that the variable will NOT be used after these operations
 - ▶ We may perform LiveOut analysis or find list of names that are used in more than one block

Eliminating branches and jumps by tracking dead labels

- Combine blocks
- Eliminating unreachable block


Physical windows: adjacent operations

- Lack of instruction-level parallelism

Logical windows: connected operation in the flow

- E.g. operations that define and use the same value
- Next use analysis

Simple tree walk



| Op | Arg ₁ | Arg ₂ | Result |
|----|------------------|------------------|--------|
| x | 2 | c | t |
| - | b | t | a |


| Arithmetic Operations | | Memory Operations | |
|-----------------------|----------------------------|-------------------|----------------------------|
| add | $r_1, r_2 \Rightarrow r_3$ | store | $r_1 \Rightarrow r_2$ |
| addI | $r_1, c_2 \Rightarrow r_3$ | storeA0 | $r_1 \Rightarrow r_2, r_3$ |
| sub | $r_1, r_2 \Rightarrow r_3$ | storeAI | $r_1 \Rightarrow r_2, c_3$ |
| subI | $r_1, c_2 \Rightarrow r_3$ | loadI | $c_1 \Rightarrow r_3$ |
| rsubI | $r_2, c_1 \Rightarrow r_3$ | load | $r_1 \Rightarrow r_3$ |
| mult | $r_1, r_2 \Rightarrow r_3$ | loadA0 | $r_1, r_2 \Rightarrow r_3$ |
| multI | $r_1, c_2 \Rightarrow r_3$ | loadAI | $r_1, c_2 \Rightarrow r_3$ |

Reading a variable and a constant

```
case IDENT:                                case NUM:
    t1 ← base(node);                        result ← NextRegister();
    t2 ← offset(node);                      emit (loadI, val(node),
    result ← NextRegister();                 none, result);
    emit (loadAO, t1, t2, result); break;
    break;
```

- Loading a variables into a register relies on two routines, base and offset
 - ▶ A call by reference needs an additional load from the computed address
- Loading a constant
 - ▶ If a constant is fit into the immediate field, then use the immediate form
 - ▶ Reuse values already stored in a register

Example: Variables on multiply




| Generated Code | | |
|---------------------------------|---------------------------------|--------------------------------|
| loadI 4 \Rightarrow r5 | loadI 4 \Rightarrow r5 | loadI @G \Rightarrow r5 |
| loadAO rarp,r5 \Rightarrow r6 | loadAO rarp,r5 \Rightarrow r6 | loadI 4 \Rightarrow r6 |
| loadI 8 \Rightarrow r7 | loadI 2 \Rightarrow r7 | loadAO r5,r6 \Rightarrow r7 |
| loadAO rarp,r7 \Rightarrow r8 | mult r6,r7 \Rightarrow r8 | loadI @H \Rightarrow r8 |
| mult r6,r8 \Rightarrow r9 | | loadI 4 \Rightarrow r9 |
| | | loadAO r8,r9 \Rightarrow r10 |
| | | mult r7,r10 \Rightarrow r11 |

| Desired Code | | |
|--------------------------------|--------------------------------|-------------------------------|
| loadAI rarp,4 \Rightarrow r5 | loadAI rarp,4 \Rightarrow r5 | loadI 4 \Rightarrow r5 |
| loadAI rarp,8 \Rightarrow r6 | multI r5,2 \Rightarrow r6 | loadAI r5,@G \Rightarrow r6 |
| mult r5,r6 \Rightarrow r7 | | loadAI r5,@H \Rightarrow r7 |
| | | mult r6,r7 \Rightarrow r8 |

The simple abstract syntax tree cannot see the redundancy in the machine codes

Example: Variables on multiply

$a = b - 2 * c$



We may change the tree into a low-level abstract syntax tree.

- We may also represent the operation (machine instruction) using a tree.
 - ▶ We call this an op-tree.
- We can also linearize an abstract syntax tree in to a prefix form



$\text{add } r_i, r_j \Rightarrow r_k$




$\text{addI } r_i, c_j \Rightarrow r_k]$

$\leftarrow (+(Val_1, Num_1),$
 $\quad -(\blacklozenge (\blacklozenge (+(Val_2, Num_2))),$
 $\quad \times (Num_3, \blacklozenge (+(Lab_1, Num_4)))))$

Then, we are trying to map an AST subtree rooted at an **<ast-node>** with an **<op-tree>**.


| | Production | Cost | Code Template |
|----|--|------|--|
| 0 | Goal \rightarrow Goal Stmt | 0 | |
| 1 | Goal \rightarrow Stmt | 0 | |
| 2 | Stmt \rightarrow \leftarrow (Reg ₁ , Reg ₂) | 3 | store r ₂ \Rightarrow r ₁ |
| 3 | Stmt \rightarrow \leftarrow (T1 ₁ , Reg ₂) | 3 | storeAO r ₂ \Rightarrow T1.r ₁ , T1.r ₂ |
| 4 | Stmt \rightarrow \leftarrow (T2 ₁ , Reg ₂) | 3 | storeAI r ₂ \Rightarrow T2.r, T2.n |
| 5 | Reg \rightarrow \blacklozenge (Reg ₁) | 3 | load r ₁ \Rightarrow r _{new} |
| 6 | Reg \rightarrow \blacklozenge (T1 ₁) | 3 | loadAO T1.r ₁ , T1.r ₂ \Rightarrow r _{new} |
| 7 | Reg \rightarrow \blacklozenge (T2 ₁) | 3 | loadAI T2.r, T2.n \Rightarrow r _{new} |
| 8 | Reg \rightarrow + (Reg ₁ , Reg ₂) | 1 | add r ₁ , r ₂ \Rightarrow r _{new} |
| 9 | Reg \rightarrow + (Reg ₁ , T3 ₂) | 1 | addI r ₁ , T3 \Rightarrow r _{new} |
| 10 | Reg \rightarrow + (T3 ₁ , Reg ₂) | 1 | addI r ₂ , T3 \Rightarrow r _{new} |
| 11 | Reg \rightarrow - (Reg ₁ , Reg ₂) | 1 | sub r ₁ , r ₂ \Rightarrow r _{new} |
| 12 | Reg \rightarrow - (Reg ₁ , T3 ₂) | 1 | subI r ₁ , T3 \Rightarrow r _{new} |
| 13 | Reg \rightarrow - (T3 ₁ , Reg ₂) | 1 | rsubI r ₂ , T3 \Rightarrow r _{new} |
| 14 | Reg \rightarrow \times (Reg ₁ , Reg ₂) | 2 | mult r ₁ , r ₂ \Rightarrow r _{new} |
| 15 | Reg \rightarrow \times (Reg ₁ , T3 ₂) | 2 | multI r ₁ , T3 \Rightarrow r _{new} |
| 16 | Reg \rightarrow \times (T3 ₁ , Reg ₂) | 2 | multI r ₂ , T3 \Rightarrow r _{new} |
| 17 | Reg \rightarrow CON ₁ | 1 | loadI CON ₁ \Rightarrow r _{new} |
| 18 | Reg \rightarrow NUM ₁ | 1 | loadI NUM ₁ \Rightarrow r _{new} |
| 19 | Reg \rightarrow LAB ₁ | 4 | loadI @CP \Rightarrow r _{new1} loadAI r _{new1} , @L \Rightarrow r _{new2} |
| 20 | Reg \rightarrow VAL ₁ | 0 | |
| 21 | T1 \rightarrow + (Reg ₁ , Reg ₂) | 0 | |
| 22 | T2 \rightarrow + (Reg ₁ , T3 ₂) | 0 | |
| 23 | T2 \rightarrow + (T3 ₁ , Reg ₂) | 0 | |
| 24 | T3 \rightarrow NUM ₁ | 0 | |

■ FIGURE 11.5 Rewrite Rules for Tiling the Low-Level Tree with ILDC.



■ **FIGURE 11.6** Single-Operator Patterns Versus Multioperator Patterns.





- Each pattern includes at most one operator
- Leaves in the tree appear only in singleton rules (Rule 17, 20, 24)



■ FIGURE 11.7 A Simple Tree Rewrite Sequence.

Potential matches for the variable @G+12

- @G is a label (memory address)


| Tiling |  |  |  |  |
|-----------|---|---|--|---|
| Code | $\text{loadI } @CP \Rightarrow r_1$ $\text{loadAI } r_1, @G \Rightarrow r_j$ $\text{loadAI } r_j, 12 \Rightarrow r_k$ Cost: 7 cycles | $\text{loadI } @CP \Rightarrow r_1$ $\text{loadAI } r_1, @G \Rightarrow r_j$ $\text{addI } r_j, 12 \Rightarrow r_k$ $\text{load } r_k \Rightarrow r_1$ Cost: 8 cycles | $\text{loadI } @CP \Rightarrow r_1$ $\text{loadAI } r_1, @G \Rightarrow r_j$ $\text{loadI } 12 \Rightarrow r_k$ $\text{loadAO } r_j, r_k \Rightarrow r_1$ Cost: 8 cycles | $\text{loadI } @CP \Rightarrow r_1$ $\text{loadAI } r_1, @G \Rightarrow r_j$ $\text{loadI } 12 \Rightarrow r_k$ $\text{add } r_j, r_k \Rightarrow r_1$ $\text{load } r_1 \Rightarrow r_n$ Cost: 9 cycles |
| Sequences | $\langle 19, 24, 22, 7 \rangle$ $\langle 24, 19, 22, 7 \rangle$ | $\langle 19, 24, 9, 5 \rangle$ $\langle 24, 19, 9, 5 \rangle$ | $\langle 19, 18, 21, 6 \rangle$ $\langle 18, 19, 21, 6 \rangle$ | $\langle 19, 18, 8, 5 \rangle$ $\langle 18, 19, 8, 5 \rangle$ |

■ FIGURE 11.8 The Set of All Tilings for the Example Subtree.

Example

| Production | Cost | Code Template |
|--|------|--|
| 0 Goal \rightarrow Goal Stmt | 0 | |
| 1 Goal \rightarrow Stmt | 0 | |
| 2 Stmt $\rightarrow \leftarrow (Reg_1, Reg_2)$ | 3 | store $r_2 \Rightarrow r_1$ |
| 3 Stmt $\rightarrow \leftarrow (T1_1, Reg_2)$ | 3 | storeA0 $r_2 \Rightarrow T1.r_1, T1.r_2$ |
| 4 Stmt $\rightarrow \leftarrow (T2_1, Reg_2)$ | 3 | storeAI $r_2 \Rightarrow T2.r, T2.n$ |
| 5 Reg $\rightarrow \blacklozenge (Reg_1)$ | 3 | load $r_1 \Rightarrow r_{new}$ |
| 6 Reg $\rightarrow \blacklozenge (T1_1)$ | 3 | loadA0 $T1.r_1, T1.r_2 \Rightarrow r_{new}$ |
| 7 Reg $\rightarrow \blacklozenge (T2_1)$ | 3 | loadAI $T2.r, T2.n \Rightarrow r_{new}$ |
| 8 Reg $\rightarrow + (Reg_1, Reg_2)$ | 1 | add $r_1, r_2 \Rightarrow r_{new}$ |
| 9 Reg $\rightarrow + (Reg_1, T3_2)$ | 1 | addI $r_1, T3 \Rightarrow r_{new}$ |
| 10 Reg $\rightarrow + (T3_1, Reg_2)$ | 1 | addI $r_2, T3 \Rightarrow r_{new}$ |
| 11 Reg $\rightarrow - (Reg_1, Reg_2)$ | 1 | sub $r_1, r_2 \Rightarrow r_{new}$ |
| 12 Reg $\rightarrow - (Reg_1, T3_2)$ | 1 | subI $r_1, T3 \Rightarrow r_{new}$ |
| 13 Reg $\rightarrow - (T3_1, Reg_2)$ | 1 | rsubI $r_2, T3 \Rightarrow r_{new}$ |
| 14 Reg $\rightarrow \times (Reg_1, Reg_2)$ | 2 | mult $r_1, r_2 \Rightarrow r_{new}$ |
| 15 Reg $\rightarrow \times (Reg_1, T3_2)$ | 2 | multI $r_1, T3 \Rightarrow r_{new}$ |
| 16 Reg $\rightarrow \times (T3_1, Reg_2)$ | 2 | multI $r_2, T3 \Rightarrow r_{new}$ |
| 17 Reg $\rightarrow CON_1$ | 1 | loadI $CON_1 \Rightarrow r_{new}$ |
| 18 Reg $\rightarrow NUM_1$ | 1 | loadI $NUM_1 \Rightarrow r_{new}$ |
| 19 Reg $\rightarrow LAB_1$ | 4 | loadI $\Theta CP \Rightarrow r_{new1}$ loadAI $r_{new1}, \Theta L \Rightarrow r_{new2}$ |
| 20 Reg $\rightarrow VAL_1$ | 0 | |
| 21 T1 $\rightarrow + (Reg_1, Reg_2)$ | 0 | |
| 22 T2 $\rightarrow + (Reg_1, T3_2)$ | 0 | |
| 23 T2 $\rightarrow + (T3_1, Reg_2)$ | 0 | |
| 24 T3 $\rightarrow NUM_1$ | 0 | |

■ FIGURE 11.5 Rewrite Rules for Tiling the Low-Level Tree with ILDC.



(a) Low-Level AST for $a \leftarrow b - 2 \times c$



(b) Top-down Assignment of Rules

| Node | Rule | Emitted Code |
|------|-----------|---------------------------------|
| 6 | 12 subI | $r_{arp}, 16 \Rightarrow r_a$ |
| 7 | 5 load | $r_a \Rightarrow r_b$ |
| 8 | 5 load | $r_b \Rightarrow r_c$ |
| 10 | 19 loadI | $\Theta CP \Rightarrow r_d$ |
| | loadAI | $r_d, \Theta G \Rightarrow r_e$ |
| 13 | 7 loadAI | $r_e, 12 \Rightarrow r_f$ |
| 14 | 16 multI | $r_f, 2 \Rightarrow r_g$ |
| 15 | 11 sub | $r_c, r_g \Rightarrow r_h$ |
| 16 | 4 storeAI | $r_h \Rightarrow r_{arp}, 4$ |

(c) Code Emitted by Rules

| Node | Reg | Stmt | T1 | T2 | T3 |
|------|--|---|-----------------|-----------------|-----------------|
| 1 | 20 ⁰ | | | | |
| 2 | 18 ¹ | | | | 24 ⁴ |
| 3 | 8 ² 9 ¹ | | 21 ¹ | 22 ⁹ | |
| 4 | 20 ⁰ | | | | |
| 5 | 18 ¹ | | | | 24 ⁴ |
| 6 | 11 ² 12 ¹ | | | | |
| 7 | 5 ⁴ | | | | |
| 8 | 5 ⁷ | | | | |
| 9 | 18 ¹ | | | | 24 ⁴ |
| 10 | 19 ⁴ | | | | |
| 11 | 18 ¹ | | | | 24 ⁴ |
| 12 | 8 ⁶ 9 ⁵ | | 21 ⁵ | 22 ¹ | |
| 13 | 5 ⁸ 6 ⁸ 7 ⁷ | | | | |
| 14 | 14 ¹⁰ 16 ⁹ | | | | |
| 15 | 11 ¹⁷ | | | | |
| 16 | | 2 ²¹ 3 ²¹ 4 ²⁰ | | | |

(d) Full Set of Matches and Costs

■ FIGURE 11.10 Results of Running Tile on the Low-Level AST for $a \leftarrow b - 2 \times c$.


```

Tile(n)          /* n is an AST node */
    if n is a leaf then
        Match(n,*) ← { rules that implement n }
    else if n is a unary node then
        Tile(child(n))
        Match(n,*) ← ∅      /* Clear n's Match sets */
        for each rule r where operator(r) = operator(n) do
            if (child(r), child(n)) are compatible then
                add r to Match(n, class(r))
    else if n is a binary node then
        Tile(left(n))
        Tile(right(n))
        Match(n,*) ← ∅      /* Clear n's Match sets */
        for each rule r where operator(r) = operator(n) do
            if (left(r), left(n)) and (right(r), right(n)) are compatible then
                add r to Match(n, class(r))
    
```

■ **FIGURE 11.9** Compute All Matches to Tile an AST.

```

Tile(n)      /* n is a node in an AST */
    if n is a leaf node then
        Match(n,*)rule ← { low-cost rule that matches n, in each class }
        Match(n,*)cost ← { corresponding cost }
    else if n is a unary node then
        Tile(child(n))
        Match(n,*)rule ← invalid
        Match(n,*)cost ← largest integer
        for each rule r where operator(r) = operator(n) do
            if (child(r), child(n)) are compatible then
                NewCost ← RuleCost(r) + Match(child(n), class(child(r))).cost
                if (Match(n, class(r)).cost > NewCost) then
                    Match(n, class(r)).rule ← r
                    Match(n, class(r)).cost ← NewCost
    else if n is a binary node then
        Tile(left(n))
        Tile(right(n))
        Match(n,*)rule ← invalid
        Match(n,*)cost ← largest integer
        for each rule r where operator(r) = operator(n) do
            if (left(r), left(n)) and (right(r), right(n)) are compatible then
                NewCost ← RuleCost(r) + Match(left(n), class(left(r))).cost
                    + Match(right(n), class(right(r))).cost
                if (Match(n, class(r)).cost > NewCost) then
                    Match(n, class(r)).rule ← r
                    Match(n, class(r)).cost ← NewCost
    
```

■ **FIGURE 11.11** Compute Low-Cost Matches to Tile an AST.

Finding the optimal (lowest possible) cost matches

- 1 Write rules to match an <ast-node> with <op-tree>. This method is suitable for a small instruction set
- 2 Bottom-up rewrite systems (BURS)
- 3 Parsing techniques
- 4 String matching