Compiler Construction

Chapter 12: Instruction scheduling

Dittaya Wanvarie

Department of Mathematics and Computer Science Chulalongkorn University

Second semester, 2022

1/19

ittaya Wanvarie (CSCU) 13016226 Second semester, 2022

Introduction




- Instruction reordering
- Operands must be ready before performing an operation
 - A processor may stall the premature operation
 - Explicit NOP (null operation)
 - Reorder instructions to avoid stall/nop
- Major algorithm: List scheduling
 - ► Input: partially ordered list of instructions
 - Output: ordered list of instructions

Architectures that affect performance



Pipelined execution



Architectures that affect performance




4/19

Memory operation

- Cache hit/missed
- Average latency estimation

Multiple functional units

- RISC
- Superscalar processor
- Very-long-instruction-word (VLIW) processor



By Amit6, original version (File:Superscalarpipeline.png) by User:Poil - Own work, CC BY-SA 3.0,

Example



- The processor has a single functional unit
- Loads and stores take three cycles
- A multiply takes two cycles
- Other operations take a cycle

Start	Operations			
1	loadAI	rarp,@a	\Rightarrow	r_1
4	add	r_1, r_1	\Rightarrow	r ₁
5	loadAI	rarp,@b	\Rightarrow	r ₂
8	mult	r_1, r_2	\Rightarrow	r_1
10	loadAI	rarp.@c	\Rightarrow	r ₂
13	mult	$r_1.r_2$	\Rightarrow	r ₁
15	loadAI	rarp,@d	\Rightarrow	re
18	mult	r_1, r_2	\Rightarrow	r ₁
20	storeAI	r ₁	\Rightarrow	rarp.@a

(a) Original Code

Start		Operatio	ns	
1	loadAI	rarp.@a	\Rightarrow	r_1
2	loadAI	rarp.@b	\Rightarrow	r ₂
3	loadAI	rarp.@c	\Rightarrow	r ₃
4	add	r_1, r_1	\Rightarrow	r_1
5	mult	r1. r2	\Rightarrow	r ₁
6	loadAI	rarp.@d	\Rightarrow	r ₂
7	mult	$r_1.r_3$	\Rightarrow	r_1
9	mult	r1. r2	\Rightarrow	r ₁
11	storeAI	r_1	\Rightarrow	rarp,@a

(b) Scheduled Code

Scheduling problem







(b) Its Dependence Graph

Given

- A dependence graph $\mathcal D$ whose directed edge (x,y) indicates that the operation y uses the value produced by x.
- Each node has two attributes, a type and a delay.
- \bullet For a node n, the operation corresponding to n must execute on a functional unit specified by type(n)
- The operation n requires delay(n) cycle to complete.

Scheduling problem



A schedule S maps each node $n\in N$ to a non-negative integer that denotes the cycle in which it should be issued

- $\ensuremath{\bullet}$ Each instruction contains no more operations of each type t than the target machine can issue in a cycle

The schedule length is

$$L(S) = \max_{n \in N} (S(n) + delay(n) - 1)$$

Local instruction scheduling is NP-complete.

Schedule quality




- Schedule length: time required to complete the task
- Demands for registers
- Energy consumption

Critical path



The longest path through the dependence graph



Local list scheduling



Start		Operatio	ns	
1	loadAI	rarp,@a	\Rightarrow	r_1
4	add	r_1, r_1	\Rightarrow	r ₁
5	loadAI	rarp.@b	\Rightarrow	r ₂
8	mult	r_1, r_2	\Rightarrow	r_1
10	loadAI	rarp.@c	\Rightarrow	r ₂
13	mult	r1.r2	\Rightarrow	r ₁
15	loadAI	rarp,@d	\Rightarrow	r2
18	mult	r_1, r_2	\Rightarrow	r_1
20	storeAI	r ₁	\Rightarrow	rarp.@a

Start		Operatio	ns	
1	loadAI	rarp,@a	\Rightarrow	r ₁
2	loadAI	rarp.@b	\Rightarrow	r ₂
3	loadAI	rarp.@c	\Rightarrow	r ₃
4	add	$r_1 . r_1$	\Rightarrow	r ₁
5	mult	r1. r2	\Rightarrow	r ₁
6	loadAI	rarp.@d	\Rightarrow	r ₂
7	mult	r1.r3	\Rightarrow	r_1
9	mult	r1. r2	\Rightarrow	r ₁
11	storeAI	r_1	\Rightarrow	rarp,@a

(a) Original Code

(b) Scheduled Code

Assume that

- load/store requires cycles
- add requires 1 cycle
- multiply requires 2 cycles

Local list scheduling



- Rename to avoid antidependents
- Build a dependence graph
- Assign priorities
- Iteratively select an operation and schedule

Renaming



```
VName \leftarrow 0
for i \leftarrow 0 to max source-register number do
   SToV[i] ← invalid
                                         // initialization
for each Op in the block, bottom to top do
   for each definition, O, in Op do
                                   // do defs first
       if SToV[O] = invalid then // invalid def indicates
           SToV[O] ← VName++ // an unused value
       O ← SToV[O]
                                         // O gets its new name
       SToV[O] \leftarrow invalid
                                         // next ref is a new name
   for each use, O, in OP do
                                         // do uses second
       if SToV[O] = invalid then
                                         // start a new value
           SToV[O] ← VName++
       O ← SToV[O]
                                         // O gets its new name
```

■ FIGURE 12.3 Renaming for List Scheduling.

Renaming



a:	loadAI	r _{arp} ,4	\Rightarrow	r_1	loadAI	r _{arp} ,4	\Rightarrow	r ₇
b:	add	r_1, r_1	\Rightarrow	r_1	add	r_7, r_7	\Rightarrow	r_5
c:	loadAI	r _{arp} ,8	\Rightarrow	r_2	loadAI	r _{arp} ,8	\Rightarrow	r_6
d:	mult	r_1, r_2	\Rightarrow	r_1	mult	r_5, r_6	\Rightarrow	r_3
e:	loadAI	r _{arp} , 12	\Rightarrow	r_2	loadAI	r_{arp} , 12	\Rightarrow	r_4
f:	mult	r_1, r_2	\Rightarrow	r_1	mult	r_3, r_4	\Rightarrow	r_1
g:	loadAI	r _{arp} , 16	\Rightarrow	r_2	loadAI	r_{arp} , 16	\Rightarrow	r ₂
h:	mult	r_1, r_2	\Rightarrow	r_1	mult	r_1, r_2	\Rightarrow	r ₀
i:	storeAI	r_1	\Rightarrow	r _{arp} ,4	storeAI	$r_0 \Rightarrow$	r _{arp}	, 4

(a) Example Code

Example After Renaming

Building the dependence graph



```
create an empty map. M
                                           // definitions to nodes
create a node, undef, in \mathcal{D}
                                           // for an undefined value
for each operation O, top to bottom do
                                           // walk the block
   create a node n for O, in \mathcal{D}
                                           // n represents O
   for each name, d. defined in O do
       set M(d) to n
   for each name, u, used in O do
                                          // true dependence
       if M(u) is undefined then
           set M(u) to undef
       add an edge (n,M(u)) to \mathcal{D}
   if O is a memory operation then
                                          // antidependences
       add serialization edges as needed
```

■ FIGURE 12.4 Building the Dependence Graph After Renaming.

Computing priorities



- Tie breaking strategy
- Latency-weighted depth, number of descendants, breadth-first order, depth-first order

List scheduling algorithm



```
Cycle ← 1
Ready \leftarrow leaves of \mathcal{D}
Active \leftarrow \emptyset
while (Ready \cup Active \neq Ø) do
    for each functional unit, f, do
        if there is an op in Ready for f then
            let O be the highest priority op
                                                   // choose O by priority
               in Ready that can execute on f
            remove O from Ready
                                                   // schedule O in Cycle
            S(O) \leftarrow Cycle
            Active \leftarrow Active \cup \{O\}
    Cycle ← Cycle + 1
                                                   // start next Cycle
    for each O = Active do
        if S(O) + delay(O) < Cycle then
                                                   // update Ready list
            remove O from Active
            for each successor s of O in \mathcal{D} do
                if s is ready
                     then add s to Ready
```

■ **FIGURE 12.6** The List-Scheduling Algorithm.

Approximation of delays



Load operations

for each load operation, I, in the block do $delay(I) \leftarrow 1$

for each operation i in \mathcal{D} do

let \mathcal{D}_i be the nodes and edges in \mathcal{D} independent of i

for each connected component C of \mathcal{D}_i do

find the maximal number of loads, N, on any path through C

for each load operation I in C do

 $delay(l) \leftarrow delay(l) + delay(i) \div N$

■ **FIGURE 12.7** Computing Delays for Load Operations.

Tie breaking




List scheduling is a greedy algorithm. To solve priority tie

- Number of immediate successors
- Total number of descendants
- The delay
- Number of operands

Forward vs backward list scheduling





	Integer	Integer	Memory
1	loadI ₁	lshift	_
2	loadI2	loadI3	_
3	loadI4	add ₁	_
4	add2	add ₃	-
5	add ₄	addI	store ₁
6	cmp	_	store ₂
7	_	-	store ₃
8	_	_	store ₄
9	_	_	store5
10	-	_	-
11	_	_	_
12	_	_	_
13	cbr	_	_

1	loadI4	_	_
2	addI	lshift	_
3	add4	loadI3	_
4	add ₃	loadI2	store ₅
5	add ₂	loadI ₁	store ₄
6	add_1	_	store ₃
7	_	_	store ₂
8	_	_	store ₁
9	_	_	_
10	_	-	_
11	cmp	_	_
12	cbr	_	_

Integer Integer Memory

(a) Forward Schedule

(b) Backward Schedule