

Semester: **Spring 2023**
Course Code: **CSE460**
Course Title: **VLSI Design**

Final Exam
Full Marks: **15 x 3 = 45**
Time: **1 hour 40 minutes**
Date: **2nd May 2023**

Set B

Student ID:	Name:	Section:
-------------	-------	----------

[Answer any **THREE** questions out of **FOUR**. Each question carries equal marks.]



[After the exam, the question paper should be turned in along with the answer script.]

1. (CO4)	Consider the following circuit with 6 logic gates (a-f) and the initial partitioning marked by the dotted lines.	
	(a) Represent the given circuit and the initial partitioning using a graph.	[3]
	(b) Compute the initial cut cost.	[1]
	(c) Perform the first pass of the algorithm. For every “i”th iteration inside the first pass, until all the nodes are swapped and fixed, do the following: i. Compute the node costs of all unfixed nodes	[6]

		ii. Find the maximum gain of swapping a pair of nodes (Δg_i) iii. Swap the pair and draw the updated graph	
	(d)	Finish the first pass by computing the maximum positive gain, G_m . Suggest how many swaps should be actually executed in the first pass.	[4]
	(e)	Should you perform subsequent passes of the algorithm? Why or why not?	[1]

2.(CO1)	<p>Observe the figure and the truth table and answer the following questions. Assume the effective rise and fall resistances of all the components are equal to that of a unit inverter (R) in the worst case.</p> <div> </div> <p>Figure: Two-input CMOS gate 'X' is driving another 'X' gate and an inverter.</p> <table> <tr><th colspan="3">Truth Table for node N</th></tr> <tr><th>A</th><th>B</th><th>N</th></tr> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td></tr> </table>	Truth Table for node N			A	B	N	0	0	0	0	1	1	1	0	1	1	1	1
Truth Table for node N																			
A	B	N																	
0	0	0																	
0	1	1																	
1	0	1																	
1	1	1																	
(a)	Identify gate 'X'.	[2]																	
(b)	Calculate the capacitances of nodes A, B, and M with the necessary figures.	[6]																	
(c)	Calculate 'propagation delay fall (t_{pdf})' at node M.	[4]																	
(d)	'N and O nodes have identical outputs but the N node is faster' - do you agree with the statement? Explain qualitatively.	[3]																	

3. (CO1)	<div data-bbox="619 219 1161 855" data-label="Diagram"> </div> <p>The Circuit above has the following specifications:</p> <ul style="list-style-type: none"> • nMOS specifications: $W_n = 2\ \mu m$, $L_n = 0.36\ \mu m$, $\mu_n C_{ox} = 25\ \mu A/V^2$, $V_{tn} = 0.6V$ • pMOS specifications: $W_p = 4\ \mu m$, $L_p = 0.36\ \mu m$, $\mu_p C_{ox} = 50\ \mu A/V^2$, $V_{tp} = -0.6V$ • Other specifications: $I_2 = 1.5mA$, $I_3 = 1mA$, $R_2 = 1k\Omega$, $R_3 = 2k\Omega$, $V_{dd} = 4V$, $V_{ss} = 0V$
(a)	<div data-bbox="384 1193 1385 1238" data-label="Text"> <p>Calculate the current constants (β_p, β_n) for both of the transistors.</p> </div> <div data-bbox="1401 1193 1453 1238" data-label="Text"> <p>[3]</p> </div>
(b)	<div data-bbox="384 1261 1385 1305" data-label="Text"> <p>Find the voltage across the R_3 resistance.</p> </div> <div data-bbox="1401 1261 1453 1305" data-label="Text"> <p>[3]</p> </div>
(c)	<div data-bbox="384 1328 1385 1373" data-label="Text"> <p>Determine the operating mode of the nMOS transistor.</p> </div> <div data-bbox="1401 1328 1453 1373" data-label="Text"> <p>[5]</p> </div>
(d)	<div data-bbox="384 1384 1385 1462" data-label="Text"> <p>Identify the value of R_1 in order to keep the pMOS transistor in the “Linear” operating mode.</p> </div> <div data-bbox="1401 1384 1453 1429" data-label="Text"> <p>[4]</p> </div>

4. (CO1)	<div></div> <div></div> <div><p>Figure 1</p><p>Figure 2</p></div>		
	(a)	The Pass transistor circuit in figure 1 has the following specifications: $V_{DD} = 5V, V_{ss} = 0V, V_{tp} = -0.5V, V_{tn} = 0.5V, V_o = 2.5V$ and $0.5V < V_y < 4.5V$	
	(i)	Calculate the unknown voltage values: V_y, V_1, V_2, V_3	[5]
	(b)	A digital system-on-chip has the above gate from figure 2 implemented on it. Individual transistor widths $k_{nMOS} = 1$ and $k_{pMOS} = 4$ were chosen to achieve the effective rise and fall resistance equal to that of a unit inverter, R for the given gate. The system has $V_{DD} = 1V$, activity factor, $\alpha = 0.1$, unit transistor's width, $W = 4 \mu m$, load capacitor, $C_L = 4 pF$ and parasitic diffusion capacitance for both PMOS and NMOS transistors are $0.6 fF/\mu m$. Here, $1G = 10^9, 1p = 10^{-12}, 1f = 10^{-15}$.	
	(i)	Calculate the total capacitance at node Y.	[4]
	(ii)	Estimate the Switching power when operating in 1.2 GHz.	[3]
	(iii)	Determine if the system can switch <i>faster</i> or <i>slower</i> , when V_{DD} is <u>halved</u> while the switching power and the capacitance remain <i>same</i> [as (ii)].	[3]