

Semester: **Summer 2022**  
Course Code: **CSE460**  
Course Title: **VLSI Design**

**Midterm Exam**  
Full Marks: **15 x 3 = 45**  
Time: **1 hour 30 minutes**  
Date: **9<sup>th</sup> September 2022**

Set A


Student ID:	Name:	Section:
-------------	-------	----------

[Answer any **THREE** questions out of **FOUR**. Each question carries equal marks.]

[After the exam, the question paper should be turned in along with the answer script.]

**1. (CO4, CO5)**


Mr. Xin Chao is a VLSI engineer in a renowned chip manufacturing company. He sets the physical positions of all the components on a chip to optimize the delay and power consumption. Suppose, Mr. Xin is working on a chip that consists of 6 nodes illustrated in the figure below. Firstly, he partitions the nodes into two equal-sized blocks, and then, using the Kernighan-Lin algorithm, he minimizes the number of connections between the blocks. After floor-planning, placement, and maintaining all other design considerations, Mr. Xin can dispatch the chip to the fabrication unit.



The dotted line in the figure represents the initial partitioning with **A (2,3,4)** & **B (1,5,6)** blocks. For the first iteration, answer the following:

(a)	<b>Draw</b> the corresponding graph representation of the above circuit.	<b>2</b>
(b)	<b>Find</b> the initial cut cost.	<b>2</b>
(c)	<b>Calculate</b> the cost of each node.	<b>3</b>
(d)	<b>Evaluate</b> necessary gains ( $\Delta g$ ) for the first iteration.	<b>4</b>
(e)	<b>Perform</b> the first swap and <b>compare</b> the new cut cost with the initial one.	<b>4</b>

2. (CO3)	Consider a CMOS inverter in a 45 nm 1 V process, where the pMOS transistor has <b>3</b> times the <b>width</b> of the nMOS transistor. The ratio of electron mobility to hole mobility is <b>3:2</b> , and the threshold voltages are $ V_{tp}  = V_{tn} = 0.2 \text{ V}$ . Assume all other parameters are the same for both of the transistors.				
	(a)	Calculate the beta ratio (r) of the inverter.			3
	(b)	Determine the inverter threshold voltage ( $V_{inv}$ ).			3
	(c)	Draw an approximate transfer characteristic curve ( $V_{out}$ vs $V_{in}$ ) for the inverter.			3
	(d)	Plot the $I_{ds}$ vs. $V_{ds}$ curve for the nMOS using the following values of $V_{ds}$ . Given, $V_{gs} = 0.4 \text{ V}$ , and $\beta_n = 120 \mu\text{A/V}^2$ . <b>Evaluate</b> $V_{ds(sat)}$ and show the value of $V_{ds(sat)}$ in the plot. [6]			6
		$V_{ds}$	0.10 V	0.15 V	0.20 V
3. (CO3)	A CMOS compound gate, $Y = \overline{A + B + C}$ is driving $h$ identical CMOS compound gates with same function in a 1 $\mu\text{m}$ process				
	(a)	Identify and design the CMOS circuit (indicate both nMOS and pMOS networks).			2
	(b)	Determine the individual transistor widths $k_{nMOS}$ and $k_{pMOS}$ to achieve the effective rise and fall resistance equal to that of a unit inverter, $R$ , in the worst case.			2
	(c)	Sketch the simplified $RC$ circuit.			5
	(d)	Derive the expressions for $t_{pdf}$ and $t_{cdf}$ . (Sketch the corresponding $RC$ network from part (c) to derive the expressions.)			6
4. (CO3, CO4)	(a)	Consider the following logic circuit, which is being driven by a system frequency of <b>1 GHz</b> and a supply voltage of <b>3.2 V</b> . The inputs to the circuit are <b>A, B, C</b> , and <b>D</b> , while the output node is <b>Y</b> . <b>N<sub>1</sub></b> and <b>N<sub>2</sub></b> are two intermediate nodes. The activity factors of nodes <b>N<sub>1</sub></b> , <b>N<sub>2</sub></b> , and <b>Y</b> with respect to the system frequency are given in table 1. The input and output capacitances of the individual logic gates are listed in table 2.			
[continued to the next page]					



**Figure: Logic circuit for problem 4 (a) (i), 4 (a) (ii)**

**Table 1**

Node	Activity factor
N <sub>1</sub>	$\frac{3}{4}$
N <sub>2</sub>	$\frac{3}{4}$
Y	$\frac{1}{16}$

**Table 2**

Gate	Input capacitance	Output capacitance
NAND-2	4 pF	6 pF
NOR-2	5 pF	6 pF

- 1 GHz =  $10^9$  Hz
- 1 pF =  $10^{-12}$  F

<b>(i)</b>	<b>Find</b> out the total capacitances at nodes N <sub>1</sub> , N <sub>2</sub> , and Y.	<b>3</b>
<b>(ii)</b>	<b>Compute</b> the total switching power of the logic circuit, assuming no power is being consumed at nodes A, B, C, and D.	<b>8</b>
<b>(b)</b>	<b>Prove</b> that an nMOS transistor cannot properly pass a high voltage signal (corresponding to a logical 1).	<b>4</b>