BRAC University

Department of Computer Science and Engineering



Midterm Exam
Full Marks: 15 x 3 = 45
Time: 1 hour 30 minutes
Date: 3rd September, 2023

Semester: Summer 2023 Course Code: CSE460 Course Title: VLSI Design


Set B


Student ID: Name:	Section:
-------------------	----------


[Answer both questions 1 and 2. You can answer any one question from questions 3 and 4.]

[Each question carries equal marks.]

[After the exam, the question paper should be turned in along with the answer script.]







4. (CO1) Consider the circuit diagram in Figure 3, which is being driven by a system frequency of 0.1 GHz and a supply voltage of 3 V. The inputs to the circuit are in_A and in_B, while the output node is Y. n₁ and n₂ are two intermediate nodes. The input and output capacitances of the individual circuit blocks are listed in Table-2. The timing diagram of input, output and intermediate nodes are provided in Figure 4 for 32 nanoseconds.




Figure 3: Circuit Diagram for Q.4(b)

Block	Input Capacitance	Output Capacitance
Block-A	6 pF	6 pF
Block-B	5 pF	8 pF
Block-C	13 pF	9 pF

Table-2. Capacitance values for Q.4(b)

