BRAC University

Department of Computer Science and Engineering



Midterm Exam
Full Marks: 15 x 3 = 45
Time: 1 hour 15 mins
Date: 8th Mar 2024


Semester: **Spring 2024**Course Code: **CSE460**Course Title: **VLSI Design**

Set B

Student ID:	Name:	Section:
-------------	-------	----------

[Question 4 is mandatory. You may answer any TWO questions out of the remaining THREE along with Question 4. In total, you need to answer THREE questions out of FOUR.]

1. (CO1)	i. Complete the truth table in Figure 1b for the circuit shown in Figure 1a						
		♠ A	Α	В	F		
		в-dC 숌	0	0			
		B	0	1			
		$A \dashv \Box B \perp \downarrow$	1	0			
		J	1	1			
	Figure 1a Figure 1b						
	(a) Complete the truth table in Figure 1b for the circuit shown in Figure 1a.						
	(b) Explain your reasoning for the output F when $A = 1$, $B = 0$.						
	ii. For a 0.8- μ m process technology, tox = 15 nm, μ = 275 cm ² /V.s, ϵ ox = (3.9)(8.85 10^{-14}) F/cm and Vt = -0.7 V.						
	 (a) Judging from the value of Vt and μ, comment on whether the MOSFET is NMOS or PMOS. (b) Calculate Cox. (c) For a MOSFET with aspect ratio W/L = 20, calculate the values of β, Vsg and Vsd(min) needed to operate the transistor in the saturation region with a dc current of Id = 0.1 mA. 						
		1					



(CO2)

Fig 2a shows that three 4-bit registers (R1, R2, and R3) are connected to a data bus. If the 'in' pins are high, the respective registers store the value from the data bus in the corresponding registers. Similarly, if the 'out' pins are high, the registers make the stored value available in the data bus. R2 has an additional functionality of left shifting. If the L_{shift} pin is high, R2 left shifts its content by 1 bit. A control unit (Fig 2b) controls the registers and it generates the outputs sequentially as listed in Table I. The control unit completes the operation irrespective of the value of w once it's triggered by w = 1 initially.




Fig 2a: Register arrangement




Fig 2b: Control Unit

Clock cycle	R1in	R1out	R2in	R2out	R3in	R3out	L_shift	Done
t1	0	0	1	0	0	1	0	0
t2	0	0	0	0	0	0	1	0
t3	1	0	0	1	0	0	0	1

Table I: Output values

(a)	Assume the initial stored values of the registers as follows: R1 = 0101, R2 = 0011, R3 = 0010.				
	What are the stored values of the registers after each clock cycle and briefly describe what's happening?				
(b)	Design the internal circuit of the 'Control Unit'. You can use any type of state diagram and state assignment scheme to derive the circuit.	9			