BRAC University

Department of Computer Science and Engineering



Midterm Exam Full Marks: 10 x 3 = 30


Time: 1 hour Date: 4th Nov 2023

Semester: Fall 2023 Course Code: CSE460 Course Title: VLSI Design

Set B

Student ID:	Name:	Section:


[Question 3 is mandatory. You may answer any TWO questions out of the remaining THREE along with Question 3. In total, you need to answer THREE questions out of FOUR.]



- (b) Imagine a *gate*-level logic circuit with 1 output **f**, and 4 input lines *d3*, *d2*, *d1* and *d0*.
 - Let's define a 2-bit selector input S = s1 s0
 - The output **f** is determined as follows:

S	f
00	d2
01	d3
10	d0
11	dl

- i. Find the boolean expression of f.
 ii. Implement the circuit using transmission gates.
 4
- 3. Suppose you are designing an Electronic Lock system for a briefcase. The system has one input *w* and an output signal *unlock*. When the input pattern 101 is detected in three consecutive clock cycles, the output *unlock* attains the value of 1 thus unlocking the briefcase. Otherwise, the value of *unlock* remains at 0.



(a) Draw the state diagram for the corresponding FSM, considering it as a *Moore* type FSM.
 (b) Draw the state table and state assigned table from your state diagram in (a).
 (c) Evaluate the boolean expression of the output signal (*unlock*) using K-Map

