THE POLARIS

System Integration I Sliding Windows, CNN Controller

2024.03.22 (Friday)




Objective

- In this tutorial, we show you
 - Load input data (input maps and filters) generated by the software (skeleton) At east) all rights reservi
 - Print out the filters for visualization
 - Use four MACs module to do partial convolution
 - Save the input features and computed outputs in an image
 - Work on a simple controller

Code structure

```
    Top level

         Source code
  /src
          Testbench and data for simulation
   /sim
        sim/conv_kern_tb.v: Load data, do convolution, save inputs and outputs.v.
        sim/cnn_ctrl_tb.v: A simple controller to generate a loop (row, col indices)
                                            유대학사업단) all
  /arxiv Screen-captured results
Simulation
                                      Feature maps from SW simulation (Hex format)
  /sim/inout_data_sw/log_feamap
                                     Weight maps from SW simulation (Hex format)
   /sim/inout_data_sw/log_param
  /sim/inout_data_hwkt kll copyright 2024.
                                   Output for HW simulation
```



conv_kern_tb.v: Load inputs from files

• Load input features generated from Software

```
        ≡ CONV00_input_32b.hex ×

                                                                                       EXPLORER
// Load input feature maps and parameters
                                                                                                                      C1 PD 🔊

∨ OPEN EDITORS

                                                                                                                                   sim > inout_data_sw > log_feamap
reg [IFM_WORD_SIZE_32-1:0] in img[0:IFM_DATA_SIZE_32-1]; // Infmap
                                                                                                                                             00707064
                                                                                       X 	≡ CONV00_input_32b.hex sim\inout_data_s...
reg [IFM WORD SIZE 32-1:0] filter[0:WGT DATA SIZE -1]; // Filter
                                                                                                                                             006f6f63
reg preload;

∨ YOLOHW

                                                                                                                                             0066685d

✓ sim

                                                                                                                                             005e5f56

∨ inout_data_sw

                                                                                                                                             005d5d56
// Load memory from file

∨ log_feamap

                                                                                                                                             00595b54
integer i:

    ≡ CONV00_input_16b.hex

initial begin: PROC SimmemLoad
                                                                                                                                             0055574f

    ≡ CONV00_input_32b.hex

                                                                                                                                             0054554f

    ≡ CONV00_input.hex

                                                                                                                                             0053544e
    for (i = 0; i< IFM_DATA_SIZE_32; i=i+1) begin
                                                                                                                                             004f524b

    ≡ CONV00_output.hex

        in img[i] = 0;
                                                                                                                                             004c504b

    ≡ CONV02_input_16b.hex

                                                                                                                                             00494d48
    $display ("Loading input feature maps from file: %s", IFM FILE 32);

    ≡ CONV02_input_32b.hex

                                                                                                                                             00494a46
    $readmemh(IFM_FILE_32, in_img);

    ≡ CONV02_input.hex

                                                                                                                                             00484a45

    ≡ CONV02_output.hex

                                                                                                                                             00474944


    ≡ CONV04_input_16b.hex

    for (i = 0; i< WGT DATA SIZE; i=i+1) begin
                                                                                                                                             00424643
        filter[i] = 0;
                                                                                          Fach line has 32 bits
    $display ("Loading input feature maps from file: %s", WGT FILE);
    $readmemh(WGT_FILE, filter);
                                                                                           Color format: {0, ch2, ch1, ch0} for CONV00
```

conv_kern_tb.v: Load inputs from files

Load filters generated from Software

```
// Load input feature maps and parameters
reg [IFM_WORD_SIZE_32-1:0] in img[0:IFM_DATA_SIZE_32-1]; // Infmap
reg [IFM WORD SIZE 32-1:0] filter[0:WGT DATA SIZE -1]; // Filter
reg preload;
// Load memory from file
integer i:
initial begin: PROC SimmemLoad
    for (i = 0; i< IFM_DATA_SIZE_32; i=i+1) begin</pre>
        in_img[i] = 0;
   $display ("Loading input feature maps from file: %s", IFM FILE 32);
   $readmemh(IFM_FILE_32, in_img);
   // Filters
    for (i = 0; i< WGT DATA SIZE; i=i+1) begin
        filter[i] = 0;
    $display ("Loading input feature maps from file: %s", WGT FILE);
    $readmemh(WGT_FILE, filter);
```



- Each line has 32 bits
- => 8 LSB bits are used for one filter coefficient

conv_kern_tb.v: Print out the filter

```
Loading input feature maps from file: C:/yolohw/sim/inout_data_sw/log_feamap/CONV00_input_32b.hex
                                                                                              Loading input feature maps from file: C:/yolohw/sim/inout_data_sw/log_param/CONV00_param_weight.hex
// Test vector
                                                                                             Filter och= 0:
                                                                                               19 -11
                                                                                               61 -17 -42
integer j:
                                                                                               23 -2
                                                                                                       -21
integer row, col;
initial begin
                                                                                             Filter och= 1:
  // Initialization
                                                                                                       -17
                                                                                                        -18
   rstn = 1'b0;
  preload = 1'b0;
                                                                                             # Filter och= 2:
  ctrl data run = 1'b0;
  // Reset and check preloaded filters
                                                                                                         21
  #(4*CLK PERIOD) rstn = 1'b1;
                                                                                                5 -22
   #(100*CLK_PERIOD)
                                                                                             # Filter och= 3:
        @(posedge clk)
             preload = 1'b1;
                                                                                               11 23
                                                                                                         24
    // Show the filter
   #(100*CLK PERIOD)
                                                                                             Filter och= 4:
        @(posedge clk)
        for (j=0; j < No; j=j+1) begin
             $display("Filter och=%02d: \n",j);
             for(i = 0; i < 3; i = i + 1) begin
                                                                                             Filter och= 5:
                  $display("%d\t%d\t%d",
                                                                                               25 -10
                      $signed(filter[(j*Fx*Fy*Ni) + (3*i )][7:0]),
                                                                                               -7 -32
                                                                                               -6 -21
                      $signed(filter[(j*Fx*Fy*Ni) + (3*i+1)][7:0]),
                      $signed(filter[(j*Fx*Fy*Ni) + (3*i+2)][7:0]));
                                                                                              Filter och= 6:
             end
                                                                                               -70 -35
                                                                                                        -12
                                                                                                  28
             $display("\n");
                                                                                                  16
         end
                                                                                             # Filter och= 7:
```

con_kern_tb.v

Generate row, col ind

```
Copyright 2024. (大小川川北王州 与私号
```

```
// Loop for convolutions
         #(100*CLK_PERIOD)
              for(row = 0; row < IFM_HEIGHT; row = row + 1)</pre>
                  @(posedge clk)
                      ctrl_data_run = 0;
                  #(100*CLK PERIOD)
                  for (col = 0; col < IFM WIDTH; col = col + 1) begin
                      @(posedge clk)
                           ctrl_data_run = 1;
                  end
          @(posedge clk)
                  ctrl data run = 1'b0;
100 ~
         #(100*CLK_PERIOD)
               @(posedge clk) $stop;
```

conv kern tb.v: Use MACs

- Use four MAC groups to do convolution
 - Each MAC has 16 multipliers (see Tutorial 5)
 - ⇒ 64 multipliers
- Input/Ouput
 - Inputs:
 - vld_i Input valid signal
 - Output
 - vld_o Output valid signal
 - acc_o Accumulated results $(\sum_{i=0}^{15} w_i * d_i)$

```
*/clk (clk
                                                                                                                      */rstn (rstn
                                                                                                                      */vld i(vld i
                                                                                                         /*output[ 19:0] */acc o(acc o[0]),
                                                                                                                      */vld_o(vld_o[0])
                                                                                                        mac u mac 01(
                                                                                                                      */clk (clk
in Filters => four filters
Window data
                                                                                                         "output[ 19:0] */acc o(acc o[1]),
                                                                                                        mac u mac 02(
                                                                                                                      */clk (clk
                                                                                                                      */rstn (rstn
                                                                                                                      */vld i(vld i
                                                                                                        ./*input [127:0] */win (win[2] ),
                                                                                                        ./*output[ 19:0] */acc o(acc o[2]),
                                                                                                                      */vld_o(vld_o[2])
                                                                                                                      */clk (clk
                                                                                                                      */rstn (rstn
                                                                                                                      */vld i(vld i
                                                                                                        ./*input [127:0] */win (win[3] ),
                                                                                                        ./*output[ 19:0] */acc o(acc o[3]),
                                                                                                                      */vld o(vld o[3])
```

conv_kern_tb.v: Generate row, col, ctrl_data_run

- Use two loops to generate row, col, and ctrl_data_run
 - row, col are the spatial indices of accumulated results
 - ctrl_data_run: mark when we do calculation (vld_i = 1)

```
reserved.
                                           Loop for convolutions
                                        //{{{
                                       #(100*CLK PERIOD)
                                            for(row = 0; row < IFM HEIGHT; row = row + 1)</pre>
                                                @(posedge clk)
                                                   ctrl data run = 0;
                                               #(100*CLK PERIOD)
                                               for (col = 0; col < IFM_WIDTH; col = col + 1) begin
                                                   @(posedge clk)
                                                       ctrl data run = 1;
                                                end
Copyright 2024.
                                            end
                                        @(posedge clk)
                                               ctrl data run = 1'b0;
                                       #(100*CLK PERIOD)
                                             @(posedge clk) $stop;
```

conv_kern_tb.v: Generate vld_i, win, din

Generate a request to do computation

Use ctrl_run_data

Generate din from a window 3x3 in the input feature map (in_img)

Use row, col to form the window

Generate four 3x3 filters

```
// Generate din, win
     wire is first row = (row == 0) ? 1'b1: 1'b0;
     wire is last row = (row == IFM HEIGHT-1) ? 1'b1: 1'b0;
     wire is first col = (col == 0) ? 1'b1: 1'b0;
     wire is last col = (col == IFM WIDTH-1) ? 1'b1 : 1'b0;
110 \vee always@(*) begin
         vld i = 0;
         din = 128'd0:
         win[0] = 0;
         win[1] = 0;
         win[2] = 0;
         win[3] = 0;
         if(ctrl_data_run) begin
             vld i = 1;
             din[ 7: 0] = (is_first_row || is_first_col) ? 8'd0 : in_img[(row-1) * IFM_WIDTH + (col-1)];
             din[15: 8] = (is first row
                                                      ) ? 8'd0 : in_img[(row-1) * IFM_WIDTH + col
             din[23:16] = (is first row | | is last col )? 8'd0 : in img[(row-1) * IFM WIDTH + (col+1)];
             din[31:24] = (
                                          is first col) ? 8'd0 : in img[ row * IFM WIDTH + (col-1)];
             din[39:32] =
                                                                 in img row * IFM WIDTH + col
             din[47:40] = (
                                           is_last_col ) ? 8'd0 : in_img[ row * IFM_WIDTH + (col+1)];
             din[55:48] = (is_last_row || is_first_col) ? 8'd0 : in_img[(row+1) * IFM_WIDTH + (col-1)];
             din[63:56] = (is_last_row
                                                       ) ? 8'd0 : in img[(row+1) * IFM WIDTH + (col-1)];
             din[71:64] = (is last row || is last col ) ? 8'd0 : in img[(row+1) * IFM WIDTH + (col+1)];
             // Tiled Filters
             for(j = 0; j < 4; j=j+1) begin // Four sets <=> Four output channels
                 win[j][ 7: 0] = filter[(j*Fx*Fy*Ni)
                 win[j][15: 8] = filter[(j*Fx*Fy*Ni) + 1][7:0];
                 win[j][23:16] = filter[(j*Fx*Fy*Ni) + 2][7:0];
                 win[j][31:24] = filter[(j*Fx*Fy*Ni) + 3][7:0];
                 win[j][39:32] = filter[(j*Fx*Fy*Ni) + 4][7:0];
                 win[j][47:40] = filter[(j*Fx*Fy*Ni) + 5][7:0];
                 win[j][55:48] = filter[(j*Fx*Fy*Ni) + 6][7:0];
                 win[j][63:56] = filter[(j*Fx*Fy*Ni) + 7][7:0];
                 win[j][71:64] = filter[(j*Fx*Fy*Ni) + 8][7:0];
```

conv_kern_tb.v: Checking inputs


We can save the input in an BMP image

```
bmp_image_writer #(.OUTFILE(CONV_INPUT_IMG00),.WIDTH(IFM_WIDTH),.HEIGHT(IFM_HEIGHT))
                       */clk
                       */rstn
                                   (rstn
                                   (in img[dbg pix idx][7:0]
                      */din
                                   (dbg write image
                       */vld
                       */frame_done(
bmp_image_writer #(.OUTFILE(CONV_INPUT_IMG01),.WIDTH(IFM_WIDTH),.HEIGHT(IFM_HEIGHT))
u ifm img ch1(
                       */clk
                                   (clk
                       */rstn
                                   (rstn
                                   (in img[dbg pix idx][15:8]),
                                   (dbg write image
                       */vld
                       */frame done(
bmp_image_writer #(.OUTFILE(CONV_INPUT_IMG02),.WIDTH(IFM_WIDTH),.HEIGHT(IFM_HEIGHT))
u ifm img ch2(
                       */clk
                                   (clk
                       */rstn
                                   (rstn
   ./*input [WI-1:0] */din
                                   (in_img[dbg_pix_idx][23:16]),
                       */vld
                                   (dbg_write_image
                       */frame_done(
bmp_image_writer #(.OUTFILE(CONV_INPUT_IMG03),.WIDTH(IFM_WIDTH),.HEIGHT(IFM_HEIGHT))
u ifm_img_ch3(
                       */clk
                                   (clk
                       */rstn
                                   (in img[dbg pix idx][31:24]),
                       */din
                                   (dbg_write_image
                       */vld
                       */frame done(
```












conv_kern_tb.v: Checking outputs

```
// Output feature maps
wire [7:0] conv_out_ch00 = acc_o[0][19:12]; // Descaling: * 1/2^11
wire [7:0] conv_out_ch01 = acc_o[1][19:12]; // Descaling: * 1/2^11
wire [7:0] conv_out_ch02 = acc_o[2][19:12]; // Descaling: * 1/2^11
wire [7:0] conv out ch03 = acc o[3][19:12]; // Descaling: * 1/2^11
bmp_image_writer #(.OUTFILE(CONV_OUTPUT_IMG00),.WIDTH(IFM_WIDTH),.HEIGHT(IFM_HEIGHT))
u acc img ch0(
                       */clk
                                   (clk
                       */rstn
                                    (rstn
   ./*input [WI-1:0] */din
                                    (conv_out_ch00),
                        */vld
                                    (vld o[0]
                       */frame done(
bmp_image_writer #(.OUTFILE(CONV_OUTPUT_IMG01),.WIDTH(IFM_WIDTH),.HEIGHT(IFM_HEIGHT))
                                    (clk
                       */rstn
                                   (rstn
   ./*input [WI-1:0] */din
                                   (conv out ch01),
                        */vld
                                    (vld_o[0]
                        */frame done(
bmp_image_writer #(.OUTFILE(CONV_OUTPUT_IMGO2),.WIDTH(IFM_WIDTH),.HEIGHT(IFM_HEIGHT))
                       */clk
                                    (clk
                        */rstn
                                    (rstn
                      */din
                                    (conv out ch02),
                        */vld
                                    (vld_o[0]
                       */frame done(
bmp_image_writer #(.OUTFILE(CONV_OUTPUT_IMG03),.WIDTH(IFM_WIDTH),.HEIGHT(IFM_HEIGHT))
                       */clk
                                    (clk
                        */rstn
                                    (rstn
                                    (conv out ch03),
                        */vld
                                    (vld o[0]
                        */frame done(
```









Spring 2024, 차세대반도체 혁신공유대학 사업단. All rights reserved.

conv_kern_tb.v: Simulation time = 1ms

```
□-| conv kern tb
      PROC SimmemLoad

<u>+</u> ■ u_mac_00

   🛈 🗾 u mac 01

<u>+</u>-
<u>■</u> u_mac_02

<u>+</u> ■ u_mac_03

<u>+</u>- <u>I</u> u_acc_img_ch0

<u>+</u> ■ u_acc_img_ch1

<u>+</u>- ■ u_acc_img_ch2

<u>+</u>- ■ u_acc_img_ch3

<u>+</u>- ■ u_ifm_img_ch0

   i-j u_ifm_img_ch1
   i-j u_ifm_img_ch2

<u>+</u> in u_ifm_img_ch3


      #INITIAL#19
      #INITIAL#33(PROC SimmemLoad)
      #INITIAL#55
      #ASSIGN#105
      #ASSIGN#106
      #ASSIGN#107
      #ASSIGN#108
      #ALWAYS#110
      #ASSIGN#188
       #ASSIGN#189
       #ASSIGN#190
         #ASSIGN#191
         #ALWAYS#231
  #vsim_capacity#
```

```
VSIM 10> run 1ms
# Loading input feature maps from file: C:/yolohw/sim/inout data sw/log feamap/CONV00 input 32b.hex
 Loading input feature maps from file: C:/yolohw/sim/inout data sw/log param/CONV00 param weight.hex
   61 -17
              -42
              -21
# Filter och= 1:
               -18
# Filter och= 2:
 Filter och= 3:
   11 23
                24
# Filter och= 4:
 Filter och= 5:
   -7 -32
   -6 -21
 Filter och= 6:
  -70 -35
   47 28
```

```
# Filter och=11:
   53
  25
        -5
                 -1
  -62 -56
# Filter och=12:
        70
# Filter och=13:
        -28
# Filter och=14:
       5
   1 -22
# Filter och=15:
               -18
        2
# Saving output images to file: C:/yolohw/sim/inout data hw/CONV00 input ch03.bmp
# Saving output images to file: C:/yolohw/sim/inout data hw/CONV00 input ch02.bmp
# Saving output images to file: C:/yolohw/sim/inout data hw/CONV00 input ch01.bmp
# Saving output images to file: C:/yolohw/sim/inout_data_hw/CONV00_input_ch00.bmp
# Saving output images to file: C:/yolohw/sim/inout data hw/CONV00 output ch03.bmp
# Saving output images to file: C:/yolohw/sim/inout data hw/CONV00 output ch02.bmp
# Saving output images to file: C:/yolohw/sim/inout data hw/CONV00 output ch01.bmp
# Saving output images to file: C:/yolohw/sim/inout data hw/CONV00 output ch00.bmp
# ** Note: $stop : C:/yolohw/sim/conv kern tb.v(101)
# Time: 916400 ns Iteration: 1 Instance: /conv kern tb
# Break in Module conv kern tb at C:/yolohw/sim/conv kern tb.v line 101
```

Filter och= 7:

conv_kern_tb.v: Simulation time = 1ms



Objective

- In this tutorial, we show you
 - Load input data (input maps and filters) generated by the software (skeleton) At east) all rights reservi
 - Print out the filters for visualization
 - Use four MACs module to do partial convolution
- Save the input features and computed outputs in an image • Work on a simple controller

Motivation

- A pseudo code to generate an computation order for output calculation
 - Wait VSYNC_DELAY cycles before starting a frame
 - vld=1
 - for row = $0 \rightarrow HEIGHT-1$
 - for col = $0 \rightarrow WIDTH-1$
- 1'b1

 din ← in_img[row*WIDTH+col]

 for

 - end for
 end for

controller (cnn ctrl.v)

- Generate control signals: Loop generator
- Inputs
 - Clock, reset
 - q_width, q_height, q_frame_size
 - Synchronization delay
 - Frame/layer synchronization (vsync_delay)
 - Row/line synchronization (hsync_delay)
 - Trigger (q_start)
- Outputs
- 형신공유대학사업단 Synchronization signals (o_ctrl_vsync_run, o_ctrl_hsync_run, o_ctrl_data_run)
 - Row, column, and pixel index (o_row, o_col, o_data_count)
 - Frame/layer done (o_end_frame)

```
≡ cnn ctrl.v ×
timescale 1ns / 1ps
      module cnn ctrl(
      clk,
      rstn.
      // Inputs
      q width,
      q_height,
      q_vsync_delay,
      q_hsync_delay,
      q_frame_size,
      q start,
      //output
      o_ctrl_vsync_run,
      o_ctrl_vsync_cnt,
      o_ctrl_hsync_run,
      o_ctrl_hsync_cnt,
      o ctrl data run,
      o row,
      o_col,
      o_data_count,
      o end frame
```

Signals

- States
 - ST_IDLE: IDLE state,
 - Before data communication, computation
 - ST_VSYNC:
 - Frame/layer synchronization
 - Data preparation/transferring
 - May preload some filters or input pixels
 - ST_HYNC
 - Line/row synchronization
 - Data preparation/transferring
 - May preload some filters or input pixels
 - ST_DATA
 - Computation
- Registers: row, col, data_count, end_frame

```
// Internal signals
                            = 2'b00,
localparam
                ST IDLE
                ST VSYNC
                            = 2'b01,
                ST HSYNC
                            = 2'b10.
                ST DATA
                            = 2'b11;
reg [1:0] cstate, nstate;
                    ctrl_vsync_run;
reg [W_DELAY-1:0]
                    ctrl_vsync_cnt;
                    ctrl_hsync_run;
reg [W_DELAY-1:0]
                    ctrl_hsync_cnt;
                    ctrl_data_run;
reg [W SIZE-1:0]
                    row;
                    col:
reg [W_SIZE-1:0]
reg [W_FRAME_SIZE-1:0] data_count;
wire end frame;
```

Finite State Machine (FSM)

- Update the current state (cstate) by the next state (nstate)
 - Sequential logic
- Decide the next state based on the current state and other conditions.
- Combinational logic


 Copyright 2024. (本科学生)

```
begin
  if(~rstn) begin
    cstate <= ST IDLE;
  end
  else begin
                              Update the current state (cstate) by
    cstate <= nstate;
                                     the next state (nstate)
 end
end
always @ (*) begin
 case(cstate)
    ST IDLE: begin
        if(start)
          nstate = ST VSYNC;
                                          Decide the next state
        else
                                          based on the current
          nstate = ST_IDLE;
                                             state and other
    end
                                               conditions.
    default: nstate = ST IDLE;
 endcase
end
```

always @ (posedge clk, negedge rstn)

Finite State Machine (FSM)


- ST_IDLE:
 - FSM is initialized at ST_IDLE
 - When "start" goes HIGH, FSM moves to ST_VSYNC.



```
always @(*) begin
 case(cstate)
     ST IDLE: begin
           if(q start)
              nstate = ST VSYNC;
           else
              nstate = ST IDLE;
     end
   ST VSYNC: begin
       if(ctrl_vsync_cnt == q_vsync_delay)
         nstate = ST_HSYNC;
         nstate = ST_VSYNC;
    ST_HSYNC: begin
       if(ctrl_hsync_cnt == q_hsync_delay)
         nstate = ST DATA;
         nstate = ST HSYNC;
    end
    ST_DATA: begin
       if(end_frame) begin //end of frame
          nstate = ST IDLE;
       else begin
         if(col == q_width-1) //end of line
           nstate = ST_HSYNC;
           nstate = ST DATA;
   default: nstate = ST_IDLE;
 endcase
end
```

Finite State Machine


- ST_VSYNC: Frame synchronization
 - Start up for a frame
 - There is an VSYNC counter.
 - When the counter reaches to q_vsync_delay, FSM moves to ST_HSYNC.



```
always @(*) begin
 case(cstate)
   ST_IDLE: begin
      if (q_start)
        nstate = ST VSYNC;
         nstate = ST_IDLE;
     ST VSYNC: begin
           if(ctrl_vsync_cnt == q_vsync_delay)
              nstate = ST HSYNC;
           else
              nstate = ST VSYNC;
     end
   ST HSYNC: begin
       if (ctrl_hsync_cnt == q_hsync_delay)
         nstate = ST DATA;
       else
         nstate = ST_HSYNC;
   ST_DATA: begin
       if (end frame) begin //end of frame
          nstate = ST IDLE;
       end
       else begin
         if(col == q width-1) //end of line
          nstate = ST HSYNC;
          nstate = ST_DATA;
       end
   end
   default: nstate = ST IDLE;
 endcase
end
```

Finite State Machine


- ST_HSYNC: Line synchronization
 - There is an HSYNC counter.
 - When the counter reaches to q_hsync_delay, FSM moves to ST_DATA.



```
always @(*) begin
 case (cstate)
   ST_IDLE: begin
       if (q start)
         nstate = ST VSYNC;
         nstate = ST_IDLE;
   ST VSYNC: begin
       if (ctrl vsync cnt == q vsync delay)
         nstate = ST_HSYNC;
       else
         nstate = ST_VSYNC;
   ST HSYNC: begin
           if (ctrl_hsync_cnt == q_hsync_delay)
              nstate = ST DATA;
           else
              nstate = ST HSYNC;
   end
   ST DATA: begin
       if (end frame) begin //end of frame
          nstate = ST IDLE:
       end
       else begin
         if (col == q width-1) //end of line
          nstate = ST HSYNC;
           nstate = ST_DATA;
       end
   end
   default: nstate = ST IDLE;
 endcase
end
```

Finite State Machine

- ST_DATA: Sending pixel data
 - There are two counters
 - Line data counter: if it reaches to end of line, FSM moves to ST_HSYNC.
 - Frame data counter: if it reaches to end of frame, FSM moves to ST_IDLE.




Spring 2024, 차세대반도체 혁신공유대학 사업단. All rights reserved.

```
always @(*) begin
 case(cstate)
   ST_IDLE: begin
       if (q_start)
        nstate = ST VSYNC;
        nstate = ST_IDLE;
   ST_VSYNC: begin
       if (ctrl vsync cnt == q vsync delay)
        nstate = ST HSYNC;
        nstate = ST_VSYNC;
   ST HSYNC: begin
       if (ctrl hsync cnt == q hsync delay)
        nstate = ST_DATA;
       else
        nstate = ST HSYNC;
     ST DATA: begin
           if (end frame) begin //end of frame
               nstate = ST IDLE;
           end
           else begin
             if (col == q width-1) //end of line
                nstate = ST_HSYNC;
             else
                nstate = ST DATA;
           end
     end
   default: nstate = ST IDLE;
 endcase
end
```

States and sync. counters

- States: ctrl_vsync_run, ctrl_hsync_run, ctrl_data_run
- Synchronization counters
 - ctrl_vsync_cnt
 - ctrl_hsync_cnt



```
always @(*) begin
    case(cstate)
        ST_IDLE: begin
            if(q start)
                nstate = ST_VSYNC;
                nstate = ST_IDLE;
        end
        ST VSYNC: begin
            if(ctrl_vsync_cnt == q_vsync_delay)
                nstate = ST HSYNC;
                nstate = ST VSYNC;
        end
        ST HSYNC: begin
            if(ctrl hsync cnt == q hsync delay)
                nstate = ST DATA;
                nstate = ST HSYNC;
        end
        ST_DATA: begin
                                //end of frame
            if(end frame)
                nstate = ST IDLE;
            else begin
                if(col == q width-1)
                nstate = ST_HSYNC;
                nstate = ST DATA;
        default: nstate = ST_IDLE;
end
```

Row, column, pixel counters

- Three counters are related to computation (ST_DATA)
 - Updated when ctrl_data_run
 - Column (col)
 - $0 \rightarrow 1 \rightarrow ... \rightarrow q_width-1 \rightarrow 0$
 - Updated pixel by pixel
 - Row (row)
 - $0 \rightarrow 1 \rightarrow ... \rightarrow q_{height-1} \rightarrow 0$
 - Updated row by row (col == q_width-1)
 ixel (data_count)
 - Pixel (data_count)
 - $0 \rightarrow 1 \rightarrow ... \rightarrow q_{frame_size-1} \rightarrow$
 - Updated pixel by pixel
- The layer/frame done flag (end_frame) is raised to HIGH when the pixel counter reaches to q_frame_size-1

```
always@(posedge clk, negedge rstn)
begin
    if(!rstn) begin
        row <= 0;
        col <= 0:
    else begin
        if(ctrl_data_run) begin
            if(col == q width - 1) begin
                if(end_frame)
                    row <= 0;
                    row \le row + 1;
            if(col == q width - 1)
                col <= 0;
                col <= col + 1;
        end
always@(posedge clk, negedge rstn)
begin
    if(!rstn) begin
        data count <= 0;
   else begin
       if(ctrl_data_run) begin
            if(!end frame)
                data count <= data count + 1;
                data count <= 0;
        end
   end
assign end_frame = (data_count == q_frame_size-1)? 1'b1: 1'b0;
```

Test bench (cnn_ctrl_tb.v)

- Parameters:
 - WIDTH, HEIGHT, FRAME SIZE
 - VSYNC_DELAY, HSYNC_DELAY
- Signals
 - Registers
 - q_width, q_height, q_frame_size
 - q_vsync_delay, q_hsync_delay
 - Wires to monitor outputs of cnn_ctrl.v
 ctrl veves
 - ctrl_vsync_run, ctrl_hsync_run, ctrl_data_run
- row, col, data_count, end_frame copyright 2024. (XFXII)

```
sim > \ \ □ \ cnn_ctrl_tb.v
      `timescale 1ns / 1ps
      module cnn ctrl tb;
      parameter W_SIZE = 12;
                                            // Max 4K QHD (3840x1920).
      parameter W_FRAME_SIZE = 2 * W_SIZE + 1;  // Max 4K QHD (3840x1920)
      parameter W DELAY = 12;
      parameter WIDTH
                         = 256;
      parameter HEIGHT
                       = 256;
      parameter FRAME SIZE = WIDTH * HEIGHT;
     parameter VSYNC DELAY = 100;
      parameter HSYNC DELAY = 100;
      reg clk, rstn;
      reg [W SIZE-1:0] q width;
      reg [W_SIZE-1 :0] q_height;
      reg [W_DELAY-1:0] q_vsync_delay;
      reg [W DELAY-1:0] q hsync delay;
      reg [W_FRAME_SIZE-1:0] q_frame_size;
      reg q start;
                          ctrl vsync run;
                          ctrl_vsync_cnt;
      wire [W_DELAY-1:0]
                          ctrl hsync run;
                          ctrl_hsync_cnt;
      wire [W DELAY-1:0]
      wire
                          ctrl_data_run;
      wire [W SIZE-1:0]
                          row;
      wire [W SIZE-1:0]
                          col;
      wire [W_FRAME_SIZE-1:0]data_count;
      wire end frame;
```

Test bench (cnn_ctrl_tb.v): DUT

```
// Controller (FSM)
                                                            cnn ctrl u cnn ctrl (
                                                            .clk
                                                                          (rstn
                                                            .rstn
                                                            .q width
                                                                          (q width
                                                            .q_height
                                                                          (q_height
                                                                         (q_vsync_delay ),
         Layer configurations
                                                            .q_vsync_delay
                                                            .q_hsync_delay
                                                                         (q_hsync_delay
q_width, q_height, q_frame_size, ...
                                                            .q_frame_size
                                                                          (q_frame_size
                                                            .q start
                                                                          (q start
                                                            //output
               Control signals
                                                            .o_ctrl_vsync_run(ctrl_vsync_run),
                                                           .o_ctrl_vsync_cnt(ctrl_vsync_cnt),
                                                            .o_ctrl_hsync_run(ctrl_hsync_run),
                                                            .o ctrl_hsync_cnt(ctrl_hsync_cnt),
    ctrl_vync_run, ctrl_hsync_run, ... _
                                                            .o ctrl data run(ctrl data run
   row, col, data_count, end_frame
                                                            .o_row
                                                                          (row
                                                            .o col
                                                                          (col
                                                            .o data count
                                                                          (data_count
                                                            .o end frame
                                                                          (end frame
```


Test cases

- Set parameters
 - q_width, q_height, q_frame_size
 - q_vsync_delay, q_hsync_delay
- Trigger with "q_start"

```
// Clock
     parameter CLK PERIOD = 10; //100MHz
58 vinitial begin
         clk = 1'b1;
         forever #(CLK_PERIOD/2) clk = ~clk;
     end
     initial begin
                                // Reset, low active
         rstn = 1'b0;
         q width
                        = WIDTH;
         q height
                         = HEIGHT;
         q vsync delay = VSYNC DELAY;
         q hsync delay = HSYNC DELAY;
         q_frame_size
                        = FRAME_SIZE;
         q_start
                         = 1'b0;
         #(4*CLK PERIOD) rstn = 1'b1;
         #(100*CLK_PERIOD)
             @(posedge clk)
                 q_start = 1'b1;
         #(4*CLK PERIOD)
             @(posedge clk)
                q start = 1'b0;
     end
```

Waveform (cnn_ctrl_tb.v)


• Simulation with time = 1ms




Spring 2024, 차세대반도체 혁신공유대학 사업단. All rights reserved.

Waveform (cnn_ctrl_tb.v)

• Simulation with time = 1ms



Waveform (cnn_ctrl_tb.v)





Backup Slides



- Write an BMP file from incoming pixels
 - Simulation, verification, debugging
- Ports:
 - Inputs:
 - Clock (clk), reset (rstn)
 - Pixel input (din[7:0])
 - Valid signal (vld)
- Parameters
- Pixel size (WI) = 8

 BMP header ::

 - WIDTH=HEIGHT=128
 - OUTFILE: location to store the output file

```
`timescale 1ns/1ps
module bmp_image_writer
#(parameter WI = 8,
parameter BMP_HEADER_NUM = 54,
parameter WIDTH = 128.
parameter HEIGHT = 128,
parameter OUTFILE = "./out/convout.bmp")(
    input clk,
    input rstn,
    input [WI-1:0] din,
    input vid,
    output reg frame_done
```

- Local parameters: frame/image size
- Internal signals
 - Pixel counter (pixel_count)
 - Get the index of an incoming pixel
 - $0 \rightarrow 1 \rightarrow ... \rightarrow$ frame size-1
 - Pixel buffer (out_img)
 - Store all pixel data Registers for an BMP header
 - Indexes: k, l, h, w
 - File pointe: fd

```
// Image parameters
localparam FRAME_SIZE = WIDTH+HEIGHT;
localparam FRAME_SIZE_W = $clog2(FRAME_SIZE);
reg [WI-1:0] out_img[0:FRAME_SIZE-1]; // Output feature map
reg [FRAME_SIZE_W-1:0] pixel_count;
reg [31:0] IW;
reg [31:0] IH;
reg [31:0] SZ;
reg [7:0] BMP_header [0 : BMP_HEADER_NUM - 1];
integer k
integer fd:
integer i
integer h, w;
```

- Initialization
 - Reset all registers (pixel counter, frame done)
- For an incoming pixel (vld==1)
 - Update the pixel index (pixel_count)
 - If all pixels are received (pixel_count==FRAME_SIZE-1) 혁신공유대학
 - Reset the index
 - Set frame_done to HIGH
 - Based on the index, update the buffer
 - out_img[pixel_count] ← din

```
// Update the internal buffers.
      always@(posedge clk, negedge rstn) begin
          if(!rstn) begin
              for(k=0;k<FRAME_SIZE;k=k+1) begin
                  out_img[k] \leftarrow 0;
              pixel_count <= 0;
              frame_done <= 1'b0;
          end else begin
              if(vId) begin
                  if(pixel_count == FRAME_SIZE-1) begin
                      pixel_count <= 0;
42
                      frame_done <= 1'b1;
                  end
45 E
                  else begin
                      pixel_count <= pixel_count + 1;
47 🖨
                  end
                  out_img[pixel_count] <= din;
49 🖨
50 🖒
```

- When all pixels are stored in a buffer
 - frame_done == 1
 - ⇒ write an BMP image file
- \$open(OUTFILE, "wb+"):
 - Open a binary file for writing
 - The integer fd is the file identifier.
- \$fwrite(fd, "%c", ...)
 - Write a character to the file
- Debug: Open a txt file and write data in a hex file

```
116 🖨 initial begin
          // Open file
          fd = $fopen(OUTFILE, "wb+");
                                           Open a binary file
          h = 0:
119
          w = 0:
120
121 🗀
122
      always@(frame_done) begin
           if(frame_done == 1'b1) begin
124 🖨
125 ;
          // Write header
              for(i=0; i<BMP_HEADER_NUM; i=i+1) begin</pre>
126 🖨
                                                            Write Header
                  $fwrite(fd, "%o", BMP_header[i][7:0]);
127
              end
128 🗀
129
130 🗀
              // Write data
                                                               Write data
              for(h = 0; h < HEIGHT; h = h + 1) begin
131 🖨
                  for(w = 0; w < WIDTH; w = w + 1) begin
132 □
                     $fwrite(fd, "%o", out_img[(HEIGHT-1-h)*WIDTH + w][7:0]);
133
134
                     $fwrite(fd, "%o", out_img[(HEIGHT-1-h)*WIDTH + w][7:0]);
135
                     $fwrite(fd, %o*, out_img[(HEIGHT-1-h)*WIDTH + w][7:0]);
136 🖨
                  end
137 🖒
              end
              $fclose(fd);
139
          end
141 🖨 end
```