DSP Manual

With Nexys A7-100T

서울대학교 차세대반도체 혁신공유대학


Xuan-Truong Nguyen (응웬트렁)

truongnx@snu.ac.kr


1. Nexys A7-100T in Vivado

To examine the board Nexys A7-100T in Vivado, you can do the following steps:

- Open a new project with Vivado
- Click Next until it opens the window "Default Part", "Choose a default Xilinx part or board for your project"
- Select Tab "Boards" → Click "Refresh" □ Select Vendor "diligentinc.com" →
 Select "Nexys4 DDR" □ Install
- \Rightarrow You can examine many parameters of the FPGA chip xc7a100tcsg324-1 like 324 IO pins, 210 IOBs, 63,400 (=15,850×4) LUTs, 126,800 (=15,850×8) FFs, 135 BRAMs (each BRAM = 36kbit), and 240 DSPs.




- Now, you can select Nexys4 DDR(or Nexys A7-100T in the later version
 Vivado, since the Nexys 4 DDR has been replaced by the Nexys A7)
 - * When you actually use the board later, you can download&add the external IP and use the same 'Nexys A7-100T' board in the old version Vivado too.
 - Click Next to create a new project.



2. Computing units and DSP

As described in the Tutorial 05, the primary operations in the CNN network are multiplication and accumulation (MAC) that can be mapped to the pre-built DSP on an FPGA board [1]. The DSP block is built on a 25 x 18 bit multiplier (for details see [1]).




*These signals are dedicated routing paths internal to the DSP48E1 column. They are not accessible via fabric routing resources.

Let's implement a multiplication based on DSP. To do this, you need to...


- 1) Build a DSP using Xilinx IP generator
- 2) Use(instantiate) the pre-built DSP to implement a multiplier

1) Build a DSP using Xilinx IP generator

First, you can use "IP Catalog" and find "DSP Macro".




Select Instructions, for example, A * B + C




Configure Pipeline Options for a DSP block.

 Note that you can change Automatic into Expert to remove some pipeline registers. For example, the default DSP takes four cycles to complete a MAC. However,
if you uncheck all pipeline registers, it takes zero-cycle to execute MAC as a
combinational circuit.




Step 4) Configure Implementation for a DSP block.

You can change the size of inputs and outputs. Although it **does not change the DSP cost,** it saves some resources of the external module that uses a DSP because it works with fewer bits.



Step 5) Click OK and "Generate" on the popup window

<DSP Generated>



2) Use the pre-built DSP to implement a multiplier

Now that we generated our DSP, we can use it by 'instantiating' the module in verilog code.

Before going to the instantiation, note that you can implement a multiplier either (1) with prebuilt DSP or (2) with LUTs.

```
'timescale ins / ips
                                                         'timescale ins / ips
2
                                                    2
                                                         (*use_dsp48 ="no"*)
3 ⊝
     module mul_dsp(
                                                        module mul_lut(
                                                    3 \boxminus
4
         cIk,
                                                    4
                                                             cIk,
5 ;
         w_i,
                                                    5
                                                             ₩_i,
6
         x_i,
                                                    6
                                                             x_i,
7
         y_0
                                                    7
                                                             y_0
8
     );
                                                   8
9
     parameter DATA_WIDTH = 16;
                                                        parameter DATA_WIDTH = 16;
                                                   9
     input clk;
10 3
                                                        input clk;
                                                   10
     input signed [
                         DATA_WIDTH -1 :0] w_i;
11
                                                         input signed [
                                                   11
                                                                            DATA_WIDTH -1 :0] w_i;
     input signed [
                         DATA_WIDTH -1 :0] x_i;
                                                                            DATA_WIDTH -1 :0] x_i;
                                                   12
                                                         input signed [
13
     output signed [2 * DATA_WIDTH -1:0] y_o;
                                                   13
                                                        output signed [2 * DATA_WIDTH -1 :0] y_o;
14
                                                   14
15
     // Combinational olk
                                                  15
                                                        // Combinational clk
16
     assign y_0 = x_i * w_i;
                                                  16
                                                        assign y_0 = x_i * w_i;
17
                                                   17.3
18 △ endmodule
                                                   18 🖨 endmodule
19 :
                                                   19
```

(1) Multiplier with DSP

(2) multiplier with LUT

The following codes are two multiplier designs, one using DSP and another using LUT. To force Vivado to implement a multiplier without using DSP, you can use the flag (*use dsp48="no"*) as shown in Line 2 of Version (b).

Without using the flag, if DATA WIDTH is less than or equal to 10, a multiplier is automatically mapped to LUTs. Meanwhile, if DATA WIDTH is greater or equal to 11, a multiplier is mapped to DSPs and LUTs.

Once you choose to use multiplier based on DSP, you can manually **instantiate** the DSP modules to use. When you want to utilize DSP for your eight-bit multiplier, you can **call a DSP instance** as follows:

```
dsp_macro_0 u_dsp(
.CLK(clk),
.A(dsp_A),
.B(dsp_B),
.C(48'b0),
.P(dsp_P)
);
```

The following table shows the resources for different DATA_WIDTHs. If you implement 240 multipliers without using DSPs, it will cost 14,640 LUTs accounting for 23.09% of the total LUTs in a Nexys A7-100T board. In other words, if we utilize the existing DSPs for 240 multipliers, we will save 23.09% of the LUTs for other modules.

DATA_WIDTH	mul_dsp		mul_lut	
	LUT	DSP	LUT	DSP
4	23	0	23	0
6	36	0	36	0
8	61	0	61	0
9	88	0	88	0
10	102	0	102	0
11	0	1	132	0
12	0	1	148	0
16	0	1	265	0
24	0	2	595	0
32	47	4	1027	0

Let's make a multiplier.

Step 1: Generate a DSP from IP catalog

Step 2: Make "mul.v"

Inputs: clk, w[7:0], x[7:0]

Output: y[15:0]


Step 3: Make inputs and outputs for the DSP

Step 4: Call a DSP instance


(This time, you don't have to use DSP generator because you can just use the one you made before. So, all you need to do here is to create a new code to instantiate the DSPs.)

To start with, "Add source">> Click "Create File" >> Make a file name "mul" in "Verilog" >> click "OK"


Note: You can just download add the source code(mul.v)



You can make an **8-bit-by-8-bit multiplier** as follows.




Once you've created the design(mul.v), you need to make corresponding testbench(mul_tb.v) to simulate it. In general, clock generator, DUT(Design Under Test), and input stimulus generator is included in testbench.



Now, you can run the simulation.

In the Tab "Simulation", click on "run simulation" >> "Run behavioral simulation".



Next, Let's make an array of multiplier with MAC (Multiplication and ACcumulation). You can download the source codes. They are for example MAC module and its testbench that calculates (1)16 multiplications(mac.v) and (2)accumulations(adder_tree.v) every cycle.

Assume that we compute the inner product of two vectors W and x, each with 16 elements:

$$y = \sum_{i=0}^{15} w_i * x_i$$

To do so, we'll instantiate sixteen multipliers that can execute sixteen multiplication, with an adder tree to add all the products. Inputs are 8 bit 2's complement numbers and the output is a 20 bit 2's complement number.

[mac.v]

Input

o clk, rstn Clock and reset. Active low

o vld_i input valid signal

o win
 128 bits for weights → 16 eight-bit weights

din 128 bits for input pixels → 16 eight-bit pixels

Output

vld_o
 Output valid signal

acc_o
 Accumulated output that has 20 bits.

```
timescale 1ns / 1ps
 2 :

    Pseudo code

 3 🗇
                                                                                  y_0^{(0)} = w_0 * x_0, ..., y_{15}^{(0)} = w_{15} * x_{15}
               module mac(
                                                                                                                                           // N multipliers
 4
              input clk.
                                                                                  y_0^{(1)} = y_0^{(0)} + y_1^{(0)}, ..., y_7^{(1)} = y_{14}^{(0)} + y_{15}^{(0)}
                                                                                                                                              // N/2 adders
 5
              input rstn.
                                                                                  y_0^{(2)} = y_0^{(1)} + y_1^{(1)}, \dots, y_3^{(2)} = y_6^{(1)} + y_7^{(1)}
 6
              linput vId_i,
                                                                                                                                              // N/4 adders
 7
              input [127:0] win,
                                                                                  y_0^{(3)} = y_0^{(2)} + y_1^{(2)}, \dots, y_1^{(3)} = y_2^{(2)} + y_3^{(2)}
                                                                                                                                              // N/4 adders
              input [127:0] din,
 8
                                                                                  y_0^{(4)} = y_0^{(3)} + y_1^{(3)}
              output[ 19:0] acc_o,
 9
                                                                                                                                              // N/4 adders
              output
10
                                 vId o
                                                                                   Y = v_0^{(4)}
                                                                                                                                               // Output
11
              );
12
```

[adder tree.v]

The outputs from the sixteen multipliers above are forwarded to an adder tree for accumulation. Use 'adder tree.v' to compute a sum of 16 products.

To obtain an output, the adder tree uses fifteen adders to perform hierarchical addition.

At the first level, sixteen inputs are paired and then forwarded to **eight** adders that generate eight intermediate results. At the second level, the eight results are paired and moved to **four** adders that produce four results. Next, the four outputs are paired and inserted into **two** adders that output two results.

Finally, the results are forwarded to the last adder to generate the accumulated output.


```
\square 8+4+2+1=15
```


```
13 🖨
14
            Internal signals
                                                  16 multipliers running in parallel
                                       35
15 🛆
                                       36 🖒
          wire[15:0] y00;
16
                                       37 :
                                                 mul_u_mul_00(.clk(clk), .w(win[ 7: 0]),.x(din[ 7: 0]),.y(y00));
                                                                                                                             y00 = w_0 * x_0
17
          wire[15:0] y01;
                                                  mul_u_mul_O1(.clk(clk), .w(win[ 15: 8]),.x(din[ 15: 8]),.y(yO1));
                                       38
                                                                                                                            win[7:0] = w_0
          wire[15:0] y02;
                                                  mul u_mul_02(.clk(clk), .w(win[ 23: 16]),.x(din[ 23: 16]),.y(y02));
                                       39
          wire[15:0] y03;
19
                                                  mul u_mul_03(.clk(clk), .w(win[ 31: 24]),.x(din[ 31: 24]),.y(y03));
                                                                                                                            din[7:0] = x_0
                                       40 :
20
          wire[15:0] y04;
                                       41
                                                  mul u_mul_04(.clk(clk), .w(win[ 39: 32]),.x(din[ 39: 32]),.y(y04));
21
          wire[15:0] y05;
                                       42 ;
                                                  mul u_mul_05(.clk(clk), .w(win[ 47: 40]),.x(din[ 47: 40]),.y(y05));
          wire[15:0] y06;
22
                                       43
                                                  mul u_mul_06(.clk(clk), .w(win[ 55: 48]),.x(din[ 55: 48]),.y(y06));
23
          wire[15:0] y07:
                                                  hul u_mul_07(.clk(clk), .w(win[ 63: 56]),.x(din[ 63: 56]),.y(y07));
24
          wire[15:0] y08;
                                       45
                                                  mul u_mul_08(.clk(clk), .w(win[ 71: 64]),.x(din[ 71: 64]),.y(y08));
          wire[15:0] y09;
25
                                                  mul u_mul_09(.clk(clk), .w(win[ 79: 72]),.x(din[ 79: 72]),.y(y09));
                                       46
26
          wire[15:0] y10;
                                       47
                                                  mul u_mul_10(.clk(clk), .w(win[ 87: 80]),.x(din[ 87: 80]),.y(y10));
                                                                                                                           y15 = w_{15} * x_{15}
27
          wire[15:0] y11;
                                                  mul u_mul_11(.clk(clk), .w(win[ 95: 88]),.x(din[ 95: 88]),.y(y11));
                                       48
          wire[15:0] y12;
                                                                                                                          win[127:120] = w_{15}
28
                                       49
                                                  mul u_mul_12(.clk(clk), .w(win[103: 96]),.x(din[103: 96]),.y(y12));
          wire[15:0] y13;
29
                                                                                                                          din[127:120] = x_{15}
                                                  mul_u_mul_13(.clk(clk), .w(win[111:104]),.x(din[111:104]),.y(y13));
          wire[15:0] y14;
30
                                                  mul_u_mul_14(.clk(clk), .w(win[119:112]),.x(din[119:112]),.v(v14));
                                       51
31
          wire[15:0] y15;
                                                 mul_u_mul_15(.clk(clk), .w(win[127:120]),.x(din[127:120]),.y(y15));
```

To generate the output valid signal, we use a **delay line**. For example, it takes **four cycles to compute a multiplication** using the default DSP, while it takes **four cycles** (=clog2(16)) to accumulate the sixteen multiplication results to generate an output.


- □ Therefore, it takes **eight cycles of latency** to calculate $y = \sum_{i=0}^{15} w_i * x_i$.
 - vld_i: when high, this indicates that 'win' and 'din' are valid inputs, and
 must be calculated
 - vld_d(delay): an internal variable to count the delay for vld_o to be high
 - vld_o(delay): when high, indicates that output acc_o is a valid calculation result
 - Note that the eight cycles are the latency between input and output. If we insert multiple inputs consecutively, it will generate the consecutive outputs too, accordingly.


Now that you created the module design, you can simulate the module by creating testbench code(mac tb.v). You can download and add it to your project.





When you run the simulation, you can see the waveform like this. You can compare multiplier and mac unit as follows:





3. Convolutional Kernel(Parallel MAC modules)


We observed that 16 multipliers and 15 adders could be used to calculate an inner product between two vectors with sixteen eight-bit elements. Recall that the AIX2024 SDK does an inference with a quantized model as follows:

- Do activation quantization and vectorize eight-bit input pixels (im2col_cpu_int8)
 and save them into b.
- Retrieve the quantized int8 weights (weights int8) and save them into **a**.
- Do convolution, for example, inner product between a(weight) and b(input activation), in parallel.
 - * Note that the loop "for (t = 0; t < m; ++t)" iterates among m sets of the filters. In other words, each iteration produces one accumulated map.
 - Meanwhile, 'gemm_nn_int8_int16' takes two vectors from a and b, and calculates inner products as [mac.v] and the computed results are stored in c.

```
int out_h = (1.h + 2 * 1.pad - 1.size) / 1.stride + 1;
int out_w = (1.w + 2 * 1.pad - 1.size) / 1.stride + 1;
                                                        // output width=input width for stride=1 and pad=1
int const out_size = out_h*out_w;
conv_t *output_q = calloc(1.outputs, sizeof(conv_t));
state.input int8 = (int8 t *)calloc(1.inputs, sizeof(int));
int z;
for (z = 0; z < 1.inputs; ++z) {
   int16_t src = state.input[z] * 1.input_quant_multiplier;
   state.input_int8[z] = max_abs(src, MAX_VAL_8);
int k = 1.size*1.size*1.c;
                                         Eight quantized
int n = out_h*out_w;
int8_t *a = 1.weights_int8;
int8_t *b = (int8_t *)state.workspace;
conv_t *c = output_q;
im2col_cpu_int8(state.input_int8, 1.c, 1.h, 1.w, 1.size, 1.stride, 1.pad, b);
#pragma omp parallel for
    gemm_nn_int8_int16(1, n, k, 1, a + t*k, k, b, n, c + t*n, n);
                                                                                convolution
free(state.input_int8);
```

While **mac.v** does 16 multipliers in parallel, we can **stack multiple MAC modules** to replicate the loop "for (t = 0; t < m; ++t)" in the AIX2024 SDK.

For example, we **stack four MAC kernels (cnv_tb.v)**, with each module being responsible for one set of convolutional filters. In particular, there are four streams of weights **win[0:3]** that **apply for the same input pixel vector din** to produce four different accumulated outputs.




This time, use the testbench "conv_tb" to see how the convolution is parallelly processed with multiple macs and adder trees that we created before.

```
mac u_mac_00(
                                                                                                               mac u_mac_02(
           timescale Ins / Ips
                                                                              */clk(clk),
                                                  21
                                                            ./*input
                                                                                                    39
                                                                                                                                */clk(clk),
                                                                                                               ./*input
2
                                                            ./*input
                                                                              */rstn(rstn),
                                                                                                               ./*input
                                                                                                                                */rstn(rstn),
                                                                                                    40
           module cnv_tb;
                                                  23
                                                            ./*input
                                                                              */vid i(vid i).
                                                                                                               ./*input
                                                                                                                                */vid i(vid i).
                                                                                                    41
          parameter WIDTH
                               = 128;
                                                            ./*input [127:0] */win(win[0]),
                                                                                                               ./*input [127:0] */win(win[2]),
                                                                                                    42
           parameter HEIGHT
                               = 128;
                                                            ./*input [127:0] */din(din),
                                                                                                               ./*input [127:0] */din(din).
                                                                                                    43
          parameter INFILE
                               = "./hex/butte 26
                                                            ./*output[ 19:0] */acc_o(acc_o[0]),
 6
                                                                                                    44
                                                                                                               ./*output[ 19:0] */acc_o(acc_o[2]),
           localparam FRAME_SIZE = WIDTH * HEIGH 27
                                                             ./*output
                                                                             */vId_o(vId_o[0])
                                                                                                    45
                                                                                                               ./*output
                                                                                                                                */vId_o(vId_o[2])
          localparam FRAME_SIZE_W = $clog2(FRAM 28
8
                                                            Э:
                                                                                                    46
                                                                                                               0:
9
           reg [7:0] in_img [0:FRAME_SIZE-1]; / 29
                                                             mac_u_mac_01(
                                                                                                    47
                                                                                                               mac u_mac_03(
                                                  30
                                                            ./*input
                                                                              */clk(clk),
                                                                                                                                */clk(clk),
10
           reg clk;
                                                                                                               ./*input
11
          reg rstn;
                                                  31
                                                            :./*input
                                                                             */rstn(rstn),
                                                                                                                                */rstn(rstn),
                                                            ./*input
                                                                             */vid i(vid i).
           reg vid_i;
                                                                                                               ./*input
12
                                                            ./*input [127:0] */win(win[1]),
           reg [127:0] win[0:3];
                                                                                                               ./*input [127:0] */win(win[3]),
13
                                                            ./*input [127:0] */din(din),
          reg [127:0] din;
                                                                                                               ./*input [127:0] */din(din),
                                                                                                    52
14
                                                            ./*output[ 19:0] */acc_o(acc_o[1]),
           wire[ 19:0] acc_o[0:3];
                                                                                                    53
                                                                                                               ./*output[ 19:0] */acc_o(acc_o[3]),
15
                                                                              */vId_o(vId_o[1])
                                                             ./*output
                                                                                                    54
                                                                                                                                */vId_o(vId_o[3])
                                                                                                               ./*output
           wire
                       vId_o[0:3];
```

 In the AIX2023 SDK, after convolution, it adds a bias, performs activation, and then descaling. The hardware module must replicate similar operations.

```
for (j = 0; j < out_size; ++j) {
       output_q[fil*out_size + j] = output_q[fil*out_size + j] + 1.biases_quant[fil];
if (1.activation == RELU) {
   for (i = 0; i < 1.n * out_size; ++i) {
       output_q[i] = (output_q[i] > 0) ? output_q[i] : 0;
// De-scaling or De-quantization
float ALPHA1 = 1 / (1.input_quant_multiplier * 1.weights_quant_multiplier);
for (i = 0; i < 1.outputs; ++i) { ... }
if (run_single_image_test) {
   int next_input_quant_multiplier = 1;
   for (z = state.index + 1; z < net.n; ++z) {
       if (net.layers[z].type == CONVOLUTIONAL) {
          next_input_quant_multiplier = net.layers[z].input_quant_multiplier;
          break;
   char file_output_femap[100];
   snprintf(file_output_femap, sizeof(file_output_femap), "C:/skeleton/bin/log_feamap/CONN%02d_output.hex", state.index);
   FILE* fp = fopen(file_output_femap, "w");
   for (int idx = 0; idx < out_size; idx++) {
                                            // OFM: Pixel index in ONE feature map
       uint8_t pixel = max_abs(1.output[i] * next_input_quant_multiplier, MAX_VAL_UINT_8);
           fprintf(fp, "%02x\n", pixel);
   if (fp) fclose(fp);
```

Here is one example of the final design.



References

[1]. DSP48E1

https://docs.xilinx.com/r/2021.1-English/ug1483-model-composer-sys-gen-user-guide/DSP48E1

[2]. Deep Learning with INT8 Optimization on Xilinx Devices

https://docs.xilinx.com/v/u/en-US/wp486-deep-learning-int8