


On-chip buffers, Block RAM

2024.03.15 (Thursday)




Motivation

- On-chip buffers (memory)
 - Input feature map (IFM)
 - Filters
 - Intermediate results or partial sum




Example of filter, bias, scale files

- Three types of buffers
 - Filter/weight: 16 lines, each line has 128 bits.
 - Bias/scale: 16 lines, each line has 16 bits




Block RAM

- Most efficient memory implementation
 - Dedicated blocks of memory
- Ideal for most memory requirements




Nexys A7 FPGA board

- Xilinx Artix-7 FPGA XC7A100T-1CSG324C
- 15,850 logic slices
 - Each with four 6-input LUTs and 8 FFs
- 4,860 Kbits of fast block RAM
 - 270 block RAMs
- 240 DSP slices (constrained to To, Ti)
 - Dedicated to multiplication and accumulation (MAC)
- Internal clock speeds exceeding 450 MHz
- 128 MB DDR2 Memory
- USB-JTAG port for FPGA programming and communication



Block RAM Port Aspect Ratios

Block RAM can have various configurations (port aspect ratios)



Block RAM Port Aspect Ratios

- 18Kb BRAM can be configured
 - RAM_512×36 (512 words, each word has 36 bits).
 - RAM_1K×18 (1024 words, each word has 18 bits).
 - RAM_2K×9 (2048 words, each word has 9 bits).
- 16Kb BRAM can be configured

• RAM_2	2K×9 (2048	words, e	ach wo	ord has	9 bits).	,			red.
16Kb BRAN	M can be co	nfigured						reser	10
• RAM_4	4K×4 (4096	words, e	ach wo	ord has	4 bits).	,		rights	
• RAM_8	8K×2 (8192	words, e	ach wo	ord has	2 bits).	1015	F) an		
 RAM_2K×9 (2048 words, each word has 9 bits). 16Kb BRAM can be configured RAM_4K×4 (4096 words, each word has 4 bits). RAM_8K×2 (8192 words, each word has 2 bits). RAM_16K×1 (16384 words, each word has 1 bits). Organization Memory Data Width Width DI/DO DIP/DOP ADDR Primitive Single-Port Primitive Kbits 									
Ī		Memory	Data	Parity				Single-Port	Total RAM
	Organization	Depth	Width	Width	DI/DO	DIP/DOP	ADDR	Primitive	Kbits
	512x36	512	32	4	(31:0)	(3:0)	(8:0)	RAMB16_S36	18K
	1Kx18	1024	16	2	(15:0)	(1:0)	(9:0)	RAMB16_S18	18K
	2Kx9	2048	8	1	(7:0)	(0:0)	(10:0)	RAMB16_S9	18K
Copyrigh	4Kx4	4096	4	-	(3:0)	-	(11:0)	RAMB16_S4	16K
Coby	8Kx2	8192	2	-	(1:0)	-	(12:0)	RAMB16_S2	16K
	16Kx1	16384	1	-	(0:0)	-	(13:0)	RAMB16_S1	16K



Lab 1: Single-port RAM

- Lab 1: Single-port RAM (spram): 16 bits per word, 6240 words
 - Use a single-port RAM
 - Generate a dedicated RAM using Vivado IP generator
 - Initialize a RAM using a coe file
 - Test bench

```
rights reserved.
                                       CONV20_W, coe <</p>
                                            memory initialization radix=16;
                                            memory initialization vector=
                                            fe00fe01
                                            fd01ffff
                                            00000303
                                            00fdfe02
Copyright 2024. (Xf kll EH EL E)
                                            0005ff00
                                            00fefd00
                                            0000fe00
                                            01000000
                                            fdff00fb
                                        12 01fefffb
                                        13 ffff0201
                                            00fa0001
                                            010400fd
                                         16 0500ff00
```

Spram and spram wrapper


- Ports
 - Clock (clka)
 - Read/Write enable (ena)
 - Write enable (we)
 - Address (addra)
 - Write data (dina)
 - Read data (douta)
- Two modes
 - Simulation
 - FPGA
- 지대보도체 핵심공유대학 사업단) all rights reserved. Call a SRAM instance generated by IP generator (wrapper)
 - · Optional: Initialize memory cell from a file

SPRAM: Simulation


- Memory cell (mem)
 - Data width (DW)
 - Filter: 128, scale/bias: 16
 - Depth
 - Example: 16 lines
- Ports
 - Clock (clka)
 - Read/Write enable (ena)
 - Write enable (wea)
 - Address (addra)
 - Write data (dina)
 - Read data (douta)

- Read operation
 - If(ena)
 - douta <= mem[addra]
- Write operation
- If(ena & wea) mem[addra] <= dina
 - - Read/wirte operations share "addra"
 - Only read or write occurs at a time

FPGA: How to make BRAM IP?




- 1. click IP catalog
 - 2. search the "block memory generator"
 - 3. double click the "block memory generator"




4. Enter the same name that you declare on your code

5. Select the memory type
 For reference, in given file, you will use Single
 Port Ram (spram) and Dual Port Ram(dpram)





- 6. Enter the proper width and depth of bram
- 7. Operating mode : No change
 - 8. Primitives output register : deselect



Wrapper (spram_wrapper.v)

• Wrapper: wrapper chooses whether to make the BRAM IP or use the memory modeling (register)





```
wdata,
rdata
                        // output read-out data
```

* memory modeling use "register"

Memory modeling

Parameter

• DW: data bit width per word

AW: address bit width

• DEPTH : word length

```
Ex)
DW = 4
```

```
DEPTH = 8
AW = \log_2 DEPTH
= 3
```

```
0101
0001
0101
1101
0001
0101
0001
```

- Modify Parameter : you can customize the BRAM by modifying parameters
- 1. using BRAM IP (define FPGA = 1)
 - Set parameter
 - Add the proper "else if ~" code


```
sights reserved.
copyright 2024. (*** All Eller Ettl 54 All 54 All Eller Ettl 54 Al
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   parameter DEPTH = 6240;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   parameter N_DELAY = 1;
```

- Modify Parameter : you can customize the BRAM by modifying parameters
- 1. using BRAM IP (define FPGA = 1)
 - Set parameter
 - Add the proper "else if ~" code
 - Make BRAM IP
- Copyright 2024. (차세대반도체 핵심공유대학 2. using memory modeling

```
spram_208x256 u_spram_208x256(
        // write
        .cika(cik),
         .ena(cs).
        .wea(we),
        .addra(addr),
        .dina(wdata),
        // read-out
        .douta(rdata)
else if((DEPTH == 6240) && (DW == 32)) begin: gen_spram_6240x32
    spram_6240x32 u_spram_6240x32(
        // write
        .clka(clk),
         .ena(cs),
        .wea(we),
        .addra(addr).
        .dina(wdata),
        // read-out
        .douta(rdata)
```

else if((DEPTH == 208) && (DW == 256)) begin: gen_spram_208x256

- Modify Parameter : you can customize the BRAM by modifying parameters
- 1. using BRAM IP (define FPGA = 1)
 - Set parameter
 - Add the proper "else if ~" code
 - Make BRAM IP
- 2. using memory modeling



- Modify Parameter : you can customize the BRAM by modifying parameters
- 1. using BRAM IP (define FPGA = 1)
 - Set parameter
 - Add the proper "else if ~" code

```
ights reserved.
output parameter DW = 32; parameter AW = 13: param
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              parameter DEPTH = 6240:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              parameter N_DELAY = 1;
```

Explanation - spram_wrapper.v

• Memory modeling : just operate like BRAM IP but it's actually register

```
// Memory modeling
                                                                  Make "mem" register (data storage)
                           mem[0:DEPTH-1]; // Memory cell
reg [DW-1
                                                                                       all rights reserved.
// Write
always @(posedge clk) begin
                                                                  Data write to "mem"
                        mem[addr] <= wdata;</pre>
   if(cs && we)
end
// Read
  if(N_DELAY == 1) begin: gen_delay_1
     always @(posedge clk)
                                                                  Data read from "mem"
       if (cs && !(|we)) rdata_o <= mem[addr];
                                                                  : 1 cycle delay
     assign rdata = rdata_o;
  else begin: gen_delay_n
     reg [N_DELAY*DW-1:0] rdata_r;
                                                                  Data read from "mem"
                                                                  : more than 1 cycle delay
     always @(posedge clk)
                                                                  (not used for this example! Just ignore)
       if (cs && !(|we)) rdata_r[0*DW+:DW] <= mem[addr];
     always @(posedge clk) begin: delay
                                                                  Support N cycle data delay
       for(i = 0; i < N_DELAY-1; i = i+1)
                                                                  : 1 cycle delay for this example
          if(cs && !(|we))
            rdata_r[(i+1)*DW+:DW] <= rdata_r[i*DW+:DW];</pre>
     assign rdata = rdata_r[(N_DELAY-1)*DW+:DW];
                                                                  Assign "mem" output port
```

Spring 2024, 차세대는 endgenerate. _ _ _ _ _ erve

Test bench (spram_tb.v)

Test bench for bram operation

copyright 2024. (Xf.)

- Operation
 - 1. Read the initialized value (initialized by COE file)
 - 2. Write the test data set (width = 32, depth = 16)
 - 3. Read the changed value

```
// test data set; width = DW . depth = 16
test_data[0] = 32'h00000000;
test_data[1] = 32'h11111111;
test_data[2] = 32'h22222222;
test_data[3] = 32'h33333333;
                                                write
test_data[4] = 32 h44444444;
test_data[5] = 32'h55555555;
test_data[6] = 32'h66666666;
test_data[7] = 32'h77777777;
test_data[8] = 32'h888888888;
test_data[9] = 32'h999999999;
test_data[10] = 32'haaaaaaaa;
test_data[11] = 32 hbbbbbbbbb;
test_data[12] = 32'hccccccc;
test_data[13] = 32 hdddddddd;
                                                read
test_data[14] = 32 heeeeeee;
test_data[15] = 32'hffffffff;
```

```
// ---- read operation
for(i=0;i<DEPTH;i=i+1) begin
    #(8*CLK_HALF_CYCLE)
    cs = 1'b1;
    addr = i;
    #(4*CLK_HALF_CYCLE)
    cs = 1'b0;
end
// ----- write operation ----- //
for(i=0;i<16;i=i+1) begin
    #(8*CLK_HALF_CYCLE)
    cs = 1'b1;
    we = 1'b1;
    addr = i:
    wdata = test_data[i];
    #(2*CLK_HALF_CYCLE)
    cs = 1'b0;
    we = 1'b0;
end
// ----- read operation ----- //
for(i=0;i<DEPTH;i=i+1) begin</pre>
    #(8*CLK_HALF_CYCLE)
    cs = 1'b1;
    addr = i:
    #(4*CLK_HALF_CYCLE)
    cs = 1'b0;
end
```

Test bench (spram_tb.v) - waveform

• 1. Read the initialized value (initialized by COE file)

```
// ----- read operation ----- //
      for(i=0;i<DEPTH;i=i+1) begin</pre>
          #(8*CLK_HALF_CYCLE)
          cs = 1'b1;
                                                                                                         CONV20_W, coe <</p>
          addr = i:
                                                                                                                memory initialization radix=16;
          #(4*CLK_HALF_CYCLE)
                                                                      o ट्राइं स्थिटि। a)
                                                                                                               memory initialization vector=
          cs = 1'b0;
                                                                                                               fe00fe01
      end
                                                                                                               fd01ffff
                                                                                                               00000303
                                                                                                               00fdfe02
                                                                                                               0005ff00
                                                                                 ,400,000 ns
                                                                                                ,500,00
Name
                        0,000 ns
                                      .100,000 ns
                                                     .200,000 ns
                                                                   .300,000 ns
                 Value
                                                                                                               00fefd00
                                                                                                               0000fe00

↓ clk


                                                                                                               01000000
 ¼ cs
                                                                                                               fdff00fb

↓ we

                                                                                                                01fefffb
                                                                                                                ffff0201
               XXXX
 addr[12:0]
                         XXXX Y 0000
                                                                            0005
                                                                                                                00fa0001
 wdata[31:0]
               XXXXXXX
                                                                                                                010400fd
                               \(\fe00fe01\)\(\fd01ffff\)\(\lambda0000303\)\(\lambda00fdfe02\)\(\lambda005ff00\)\(\lambda00fe1d00\)\(\lambda0000fe00\)\(\lambda0000000\)
 rdata[31:0]
                                                                                                               0500ff00
```


Test bench (spram_tb.v) - waveform

• 2. Write the test data set (width = 32, depth = 16);



Test bench (spram_tb.v) - waveform

• 3. Read the changed value



Lab 2: dual-port RAM

- Lab 2: Dual-port RAM (spram): 16 bits per word, 6240 words
 - Use a dual-port RAM
 - Generate a dedicated RAM using Vivado IP generator
 - Initialize a RAM using a coe file
 - Test bench

```
rights reserved.
                                      CONV20_W, coe 
                                           memory initialization radix=16;
                                           memory initialization vector=
                                           fe00fe01
                                           fd01ffff
                                           00000303
                                           00fdfe02
Copyright 2024. (Xf kll EH EL E)
                                           0005ff00
                                           00fefd00
                                           0000fe00
                                           01000000
                                           fdff00fb
                                        12 01fefffb
                                        13 ffff0201
                                           00fa0001
                                           010400fd
                                        16 0500ff00
```


Double-port block RAM (dpram)

- Ports
 - Port A: Write only
 - Clock (clka)
 - Read/Write enable (ena)
 - Write enable (wea)
 - Address (addra)
 - Write data (dina)
 - Port B : Read only
 - Clock (clkb)
 - Read/write enable (enb)
 - Address (addrb)
 - Read data (doutb)


- Read operation
 - If(enb)
 - doutb <= mem[addrb]
- Write operation
- If(ena & wea) wea)

 mem[addra] <= dina
 - * Double-port
 - Allow read/write operations at the same time

FPGA: How to make BRAM IP?



- 1. click IP catalog
 - 2. search the "block memory generator"
 - 3. double click the "block memory generator"



4. Enter the same name that you declare on your code

5. Select the memory type
 For reference, in given file, you will use Single
 Port Ram (spram) and Dual Port Ram(dpram)

Double-port block RAM (dpram_tb.v)

- About wrapper, test bench...: It's almost same with spram's
- Point
 - dpram allow read/write operations at the same time!
 - dpram write the data through port A!
 - dpram read the data through port B!

These read & write can operate at the same time, but what happen?

```
// ---- read operation
for(i=0;i<DEPTH;i=i+1) begin
   #(8*CLK_HALF_CYCLE)
    enb = 1'b1;
    addrb = i:
   #(4+CLK_HALF_CYCLE)
   enb = 1'b0:
end
for(i=0;i<16;i=i+1) begin
   #(8*CLK_HALF_CYCLE)
    ena = 1'h1:
    wea = 1'b1;
    addra = i:
   dia = test_data[i];
   #(2*CLK_HALF_CYCLE)
    ena =1'b0;
    wea = 1'h0:
// ----- read operation --
for(i=0;i<DEPTH;i=i+1) begin
   #(8*CLK_HALF_CYCLE)
    enb = 1'b1;
    addrb = i:
   #(4*CLK_HALF_CYCLE)
    enh = 1'h0:
```