THE POLARIS

System Integration II DMA, Top Module

2024.04.06 (Sat)



Objective

- In this tutorial, we show you
- Copyright 2024. (차세대반도체 혁신공유대학 사업단) all rights reserved.

Code structure

 Top level Source code /src Testbench and data for simulation /sim sim/conv_layer_tb.v: Load data, do convolution, save inputs and outputs vedsim/cnn_ctrl_multi_layer_tb.v: A simple controller to generate a loop (row, col indices) sim/yolo_engine_tb.v: A test bench for top module

/ Screen-captured results
on /arxiv Screen-captured results Simulation /sim/inout_data_sw/log_feamap Feature maps from **SW simulation** (Hex format) /sim/inout_data_sw/log_param Weight maps from **SW simulation** (Hex format) /sim/inout_data_hw Output for **HW simulation** /sim/sim_dram_model Code for a simple external memory model

conv_layer_tb.v: Load inputs from files

Load input features generated from Software

```
        ≡ CONV00_input_32b.hex ×

                                                                                       EXPLORER
// Load input feature maps and parameters
                                                                                                                      C1 PD 🔊

∨ OPEN EDITORS

                                                                                                                                   sim > inout_data_sw > log_feamap
reg [IFM_WORD_SIZE_32-1:0] in img[0:IFM_DATA_SIZE_32-1]; // Infmap
                                                                                                                                             00707064
                                                                                       X 	≡ CONV00_input_32b.hex sim\inout_data_s...
reg [IFM WORD SIZE 32-1:0] filter[0:WGT DATA SIZE -1]; // Filter
                                                                                                                                             006f6f63
reg preload;

∨ YOLOHW

                                                                                                                                             0066685d

✓ sim

                                                                                                                                             005e5f56

∨ inout_data_sw

                                                                                                                                             005d5d56
// Load memory from file

∨ log_feamap

                                                                                                                                             00595b54
integer i:

    ≡ CONV00_input_16b.hex

initial begin: PROC SimmemLoad
                                                                                                                                             0055574f

    ≡ CONV00_input_32b.hex

                                                                                                                                             0054554f

    ≡ CONV00_input.hex

                                                                                                                                             0053544e
    for (i = 0; i< IFM_DATA_SIZE_32; i=i+1) begin
                                                                                                                                             004f524b

    ≡ CONV00_output.hex

        in img[i] = 0;
                                                                                                                                             004c504b

    ≡ CONV02_input_16b.hex

                                                                                                                                             00494d48
    $display ("Loading input feature maps from file: %s", IFM FILE 32);

    ≡ CONV02_input_32b.hex

                                                                                                                                             00494a46
    $readmemh(IFM_FILE_32, in_img);

    ≡ CONV02_input.hex

                                                                                                                                             00484a45

    ≡ CONV02_output.hex

                                                                                                                                             00474944


    ≡ CONV04_input_16b.hex

    for (i = 0; i< WGT DATA SIZE; i=i+1) begin
                                                                                                                                             00424643
        filter[i] = 0;
                                                                                          Fach line has 32 bits
    $display ("Loading input feature maps from file: %s", WGT FILE);
    $readmemh(WGT_FILE, filter);
                                                                                           Color format: {0, ch2, ch1, ch0} for CONV00
```

conv_layer_tb.v: Load inputs from files

Load filters generated from Software

```
// Load input feature maps and parameters
reg [IFM_WORD_SIZE_32-1:0] in img[0:IFM_DATA_SIZE_32-1]; // Infmap
reg [IFM WORD SIZE 32-1:0] filter[0:WGT DATA SIZE -1]; // Filter
reg preload;
// Load memory from file
integer i:
initial begin: PROC SimmemLoad
    for (i = 0; i< IFM_DATA_SIZE_32; i=i+1) begin</pre>
        in_img[i] = 0;
   $display ("Loading input feature maps from file: %s", IFM FILE 32);
   $readmemh(IFM_FILE_32, in_img);
   // Filters
    for (i = 0; i< WGT DATA SIZE; i=i+1) begin
        filter[i] = 0;
    $display ("Loading input feature maps from file: %s", WGT FILE);
    $readmemh(WGT_FILE, filter);
```



- Each line has 32 bits
- => 8 LSB bits are used for one filter coefficient

conv_layer_tb.v: Print out the filter

```
VSIM 186> run 3ms
                                                                                               Loading input feature maps from file: C:/yolohw/sim/inout data sw/log feamap/CONV00 input 32b.hex
                                                                                              # Loading input feature maps from file: C:/yolohw/sim/inout data sw/log param/CONV00 param weight.hex
// Test vector
                                                                                              # Filter och= 0:
                                                                                                          -42
integer j:
                                                                                                 61 -17
integer row, col;
initial begin
                                                                                              # Filter och= 1:
  // Initialization
   rstn = 1'b0;
  preload = 1'b0;
  ctrl data run = 1'b0;
                                                                                              # Filter och= 2:
  // Reset and check preloaded filters
  #(4*CLK PERIOD) rstn = 1'b1;
  #(100*CLK_PERIOD)
        @(posedge clk)
                                                                                              # Filter och= 3:
             preload = 1'b1;
    // Show the filter
   #(100*CLK PERIOD)
        @(posedge clk)
                                                                                              # Filter och= 4:
        for (j=0; j < No; j=j+1) begin
                                                                                                          -9
             $display("Filter och=%02d: \n",j);
             for(i = 0; i < 3; i = i + 1) begin
                  $display("%d\t%d\t%d",
                                                                                              # Filter och= 5:
                      $signed(filter[(j*Fx*Fy*Ni) + (3*i )][7:0]),
                                                                                                 -7 -32
                      $signed(filter[(j*Fx*Fy*Ni) + (3*i+1)][7:0]),
                      $signed(filter[(j*Fx*Fy*Ni) + (3*i+2)][7:0]));
                                                                                              # Filter och= 6:
             end
             $display("\n");
                                                                                                    28
         end
```

conv_layer_tb.v: Use MACs

- Use four MAC groups to do convolution
 - Each MAC has 16 multipliers (see Tutorial 5)
 - \Rightarrow 64 multipliers
- Input/Ouput
 - Inputs:
- valid signal
 win Filters => four filters
 din Window data
 tput

 - Output
 - vld_o Output valid signal
 - acc_o Accumulated results $(\sum_{i=0}^{15} w_i * d_i)$

```
*/clk (clk
                */rstn (rstn
./*input [127:0] */win (win[0] ),
./*output[ 19:0] */acc o(acc o[0]),
                */vld_o(vld_o[0])
mac u mac 01(
                */clk (clk
                */rstn (rstn ),
                */vld_i(vld_i ),
                */vld o(vld o[1])
                */clk (clk
                */rstn (rstn
                */vld i(vld i ),
./*input [127:0] */win (win[2] ),
./*output[ 19:0] */acc_o(acc_o[2]),
                */vld_o(vld_o[2])
                */clk (clk
                */rstn (rstn
                */vld_i(vld_i ),
./*input [127:0] */win (win[3] ),
./*output[ 19:0] */acc_o(acc_o[3]),
                */vld_o(vld_o[3])
```

conv_layer_tb.v: Generate row, col, chn ctrl_data_run

- Use three loops to generate row, col, and ctrl_data_run
 - row, col, and chn are the spatial indices of accumulated results
 - ctrl_data_run: mark when we do calculation (vld_i = 1)

```
es reserved.
 // Loop for convolutions
#(100*CLK PERIOD)
    for(row = 0; row < IFM HEIGHT; row = row + 1) begin</pre>
        @(posedge clk)
            ctrl data run = 0;
        #(100*CLK_PERIOD) @(posedge clk);
            ctrl data run = 1;
        for (col = 0; col < IFM WIDTH; col = col + 1) begin
            for (chn = 0; chn < IFM CHANNEL; chn = chn + 1) begin</pre>
                @(posedge clk) begin
                    if((col == IFM WIDTH-1) && (chn == IFM CHANNEL-1)
                        ctrl data run = 0;
                end
            end
 @(posedge clk)
        ctrl data run = 1'b0;
```

Copyright 2024. (*

conv_layer_tb.v: Generate vld_i, win, din

Generate a request to do computation

Use ctrl_run_data

Generate din from a window 3x3 in the input feature map (in_img)

- Use **row, col** to form the window
- Use **chn**

Generate four 3x3 filters

NOTE: We only use four filters 0~3 now. You can change j to use other filters.

```
// Generate din, win
     wire is_first_row = (row == 0) ? 1'b1: 1'b0;
     wire is last row = (row == IFM HEIGHT-1) ? 1'b1: 1'b0;
     wire is first col = (col == 0) ? 1'b1: 1'b0;
     wire is_last_col = (col == IFM_WIDTH-1) ? 1'b1 : 1'b0;
117 \vee always@(*) begin
         vld i = 0;
         din = 128'd0;
         win[0] = 0;
         win[1] = 0;
         win[2] = 0;
         win[3] = 0;
         if(ctrl_data_run) begin
             vld_i = 1;
             din[ 7: 0] = (is_first_row || is_first_col) ? 8'd0 : in_img[(row-1) * IFM_WIDTH + (col-1)][chn*8+:8];
             din[15: 8] = (is_first_row
                                                      ) ? 8'd0 : in_img[(row-1) * IFM_WIDTH + col ][chn*8+:8];
             din[23:16] = (is first row || is last col ) ? 8'd0 : in img[(row-1) * IFM WIDTH + (col+1)][chn*8+:8];
                                           is first col) ? 8'd0 : in img[ row * IFM WIDTH + (col-1)][chn*8+:8];
             din[31:24] = (
             din[39:32] =
                                                                                * IFM WIDTH + col ][chn*8+:8];
                                           is_last_col ) ? 8'd0 : in_img[ row
             din[47:40] = (
                                                                               * IFM WIDTH + (col+1)][chn*8+:8];
             din[55:48] = (is_last_row || is_first_col) ? 8'd0 : in_img[(row+1) * IFM_WIDTH + (col-1)][chn*8+:8];
             din[63:56] = (is last row
                                                      ) ? 8'd0 : in img[(row+1) * IFM WIDTH + col ][chn*8+:8];
             din[71:64] = (is last row || is last col ) ? 8'd0 : in img[(row+1) * IFM WIDTH + (col+1)][chn*8+:8];
             for(j = 0; j < 4; j=j+1) begin // Four sets <=> Four output channels
                 win[j][ 7: 0] = filter[(j*Fx*Fy*Ni) + chn*9 ][7:0];
                 win[j][15: 8] = filter[(j*Fx*Fy*Ni) + chn*9 + 1][7:0];
                 win[j][23:16] = filter[(j*Fx*Fy*Ni) + chn*9 + 2][7:0];
                 win[j][31:24] = filter[(j*Fx*Fy*Ni) + chn*9 + 3][7:0];
                 win[j][39:32] = filter[(j*Fx*Fy*Ni) + chn*9 + 4][7:0];
                 win[j][47:40] = filter[(j*Fx*Fy*Ni) + chn*9 + 5][7:0];
                 win[j][55:48] = filter[(j*Fx*Fy*Ni) + chn*9 + 6][7:0];
                 win[j][63:56] = filter[(j*Fx*Fy*Ni) + chn*9 + 7][7:0];
                 win[j][71:64] = filter[(j*Fx*Fy*Ni) + chn*9 + 8][7:0];
```

conv_layer_tb.v:

- Accumulator: Accumulate the results, for example
 - In this case, assume that each cycle convolves a filter 3x3 with a fmap window 3x3
 - In Layer 00, we must convolve a filter 3x3x3 with a fmap window 3x3x3.
 - Therefore, we may compute three times across the channel direction.
 - The output results from MACs are accumulated at the partial sum (psum)

```
reg [31:0] psum[0:3];
wire valid out = vld o[0];
always@(posedge clk, negedge rstn) begin
    if(!rstn) begin
        chn idx <= 0:
    else begin
        if(valid out) begin
             if(chn idx == IFM CHANNEL-1)
                 chn idx \leftarrow 0;
                 chn idx \leq chn idx + 1;
reg write pixel ena;
always@(posedge clk, negedge rstn) begin
        psum[0] \leftarrow 0;
        psum[1] <= 0;
        psum[2] <= 0;
        psum[3] \leftarrow 0;
        write pixel ena <= 0;
    else begin
         if(valid out) begin
             if(chn_idx == 0) begin
                 psum[0] \leftarrow signed(acc o[0]);
                 psum[1] <= signed(acc o[1]);
                 psum[2] <= $signed(acc_o[2]);</pre>
                 psum[3] <= $signed(acc o[3]);</pre>
                 psum[0] <= $signed(psum[0]) + $signed(acc_o[0]);</pre>
                 psum[1] <= $signed(psum[1]) + $signed(acc o[1]);</pre>
                 psum[2] <= $signed(psum[2]) + $signed(acc_o[2]);</pre>
                 psum[3] <= $signed(psum[3]) + $signed(acc o[3]);</pre>
             if(chn idx == IFM CHANNEL-1)
                 write pixel ena <= 1;
                 write pixel ena <= 0;
        end
             write_pixel_ena <= 0;
```

conv_layer_tb.v: Descaling/Dequantization

- After doing convolution, it does activation and descaling or dequantization
 - Activation: Use RELU
 - Descaling: Generate eight-bit output pixels used as the inputs for the next layer

```
if(chn idx == IFM CHANNEL-1)
                write pixel ena <= 1;
                write pixel ena <= 0;
       end
            write pixel ena <= 0;
// For debugging: INPUTs/Outputs
wire [31:0] psum act0 = write pixel ena ? ((psum[0][31]==1)?0:psum[0]): 0;
wire [31:0] psum_act1 = write_pixel_ena ? ((psum[1][31]==1)?0:psum[1]): 0;
wire [31:0] psum_act2 = write_pixel_ena ? ((psum[2][31]==1)?0:psum[2]): 0;
wire [31:0] psum_act3 = write_pixel_ena ? ((psum[3][31]==1)?0:psum[3]): 0;
wire [7:0] conv out ch00 = write_pixel_ena?((psum_act0[31:7]>255)?255:psum_act0[14:7]):0; // Descaling: * 1/2^11
wire [7:0] conv_out_ch01 = write_pixel_ena?((psum_act1[31:7]>255)?255:psum_act1[14:7]):0; // Descaling: * 1/2^11
wire [7:0] conv_out_ch02 = write_pixel_ena?((psum_act2[31:7]>255)?255:psum_act2[14:7]):0; // Descaling: * 1/2^11
wire [7:0] conv out ch03 = write pixel ena?((psum act3[31:7]>255)?255:psum act3[14:7]):0; // Descaling: * 1/2^11
```

Copyright

conv_layer_tb.v: Simulation time = 3ms

```
conv_layer_tb
                                         Loading input feature maps from file: C:/yolohw/sim/inout data sw/log feamap/CONV00 input 32b.hex
   PROC_SimmemLoad
                                        # Loading input feature maps from file: C:/volohw/sim/inout data sw/log param/CONV00 param weight.hex
                                                                                                                                    # Filter och=14:
                                        # Filter och= 0:

<u>+</u>-
<u>■</u> u_mac_00

<u>+</u> - <u>I</u> u_mac_01

                                                                                                                                                      3
                                          61 -17
🛈 🗾 u mac 02
🛈 🗾 u mac 03
                                                                                                                                     # Filter och=15:
i u acc img ch0
                                        # Filter och= 1:
-2

<u>+</u> 
<u>i</u> u_acc_img_ch2

                                                      -18

<u>→</u> <u>J</u> u_acc_img_ch3

    u ifm img ch0

                                                                                                                                    # Saving output images to file: C:/yolohw/sim/inout data hw/CONV00 input ch03.bmp
                                        # Filter och= 2:
🕁 🗾 u_ifm_img_ch1
                                                                                                                                     # Saving output images to file: C:/yolohw/sim/inout data hw/CONV00 input ch02.bmp
                                                                                                                                     # Saving output images to file: C:/yolohw/sim/inout data hw/CONV00 input ch01.bmp


<u>i</u> u_ifm_img_ch2

                                                                                                                                     # Saving output images to file: C:/yolohw/sim/inout data hw/CONV00 input ch00.bmp

<u>i</u> u_ifm_img_ch3

                                                                                                                                     # Saving output images to file: C:/yolohw/sim/inout data hw/CONV00 output ch03.bmp
                                                                                                                                    # Saving output images to file: C:/yolohw/sim/inout data hw/CONV00 output ch02.bmp
   #INITIAL#19
                                                                                                                                    # Saving output images to file: C:/volohw/sim/inout data hw/CONV00 output ch01.bmp
                                                                                                                                    # Saving output images to file: C:/yolohw/sim/inout_data_hw/CONV00_output_ch00.bmp
   #INITIAL#33(PROC SimmemLoad)
                                                                                                                                    # Layer done !!!
   #INITIAL#55
                                                                                                                                    # ** Note: $stop : C:/yolohw/sim/conv layer tb.v(108)
                                          11
                                                                                                                                     # Time: 2229680 ns Iteration: 0 Instance: /conv layer tb
   #ASSIGN#112
                                                                                                                                     # Break in Module conv layer tb at C:/yolohw/sim/conv layer tb.v line 108
   #ASSIGN#113
    #ASSIGN#114
                                        # Filter och= 4:
   #ASSIGN#115
    #ALWAYS#117
    #ASSIGN#194
   #ALWAYS#196
                                        # Filter och= 5:
Copyright 2027
                                        # Filter och= 6:
```

conv_layer_tb.v: Simulation time = 3ms



conv_layer_tb.v: Checking inputs


We can save the input in an BMP image

```
bmp_image_writer #(.OUTFILE(CONV_INPUT_IMG00),.WIDTH(IFM_WIDTH),.HEIGHT(IFM_HEIGHT))
u_ifm_img_ch0(
                       */clk
                                   (clk
                       */rstn
                                   (rstn
                                   (in_img[dbg_pix_idx][7:0]
                                   (dbg write image
                       */vld
                       */frame_done(
bmp_image_writer #(.OUTFILE(CONV_INPUT_IMG01),.WIDTH(IFM_WIDTH),.HEIGHT(IFM_HEIGHT))
u_ifm_img_ch1(
                       */clk
                                   (clk
                       */rstn
                                   (rstn
   ./*input [WI-1:0] */din
                                   (in_img[dbg_pix_idx][15:8]),
                                   (dbg write image
                       */vld
                       */frame_done(
bmp_image_writer #(.OUTFILE(CONV_INPUT_IMG02),.WIDTH(IFM_WIDTH),.HEIGHT(IFM_HEIGHT))
u ifm img ch2(
                       */clk
                                   (clk
                       */rstn
    ./*input [WI-1:0] */din
                                   (in img[dbg pix idx][23:16]),
                       */vld
                                   (dbg_write_image
                       */frame_done(
bmp_image_writer #(.OUTFILE(CONV_INPUT_IMG03),.WIDTH(IFM_WIDTH),.HEIGHT(IFM_HEIGHT))
u ifm img ch3(
                       */clk
                                   (clk
                       */rstn
                                   (rstn
                                   (in_img[dbg_pix_idx][31:24]),
    ./*input [WI-1:0] */din
                       */vld
                                   (dbg_write_image
                       */frame_done(
```









conv_layer_tb.v: Visual Verification

```
bmp_image_writer #(.OUTFILE(CONV_OUTPUT_IMG00),.WIDTH(IFM_WIDTH),.HEIGHT(IFM_HEIGHT))
259 v u acc img ch0(
                              */clk
                                          (clk
                              */rstn
                                          (rstn
                                          (conv out ch00 ),
                              */din
                              */vld
                                          (write_pixel_ena),
                              */frame done(
      bmp_image_writer #(.OUTFILE(CONV_OUTPUT_IMG01),.WIDTH(IFM_WIDTH),.HEIGHT(IFM_HEIGHT))
267 v u acc img ch1(
                              */clk
                                          (clk
                                          (rstn
                              */rstn
          ./*input [WI-1:0] */din
                                          (conv_out_ch01 ),
                              */vld
                                          (write_pixel_ena),
                             */frame_done(
      bmp image writer #(.OUTFILE(CONV OUTPUT IMG02),.WIDTH(IFM WIDTH),.HEIGHT(IFM HEIGHT))
275 v u_acc_img_ch2(
                              */clk
                                          (clk
                              */rstn
                                          (rstn
                                          (conv out ch02 ),
          ./*input [WI-1:0] */din
                                          (write pixel ena),
                              */vld
                             */frame done(
      bmp_image_writer #(.OUTFILE(CONV_OUTPUT_IMG03),.WIDTH(IFM_WIDTH),.HEIGHT(IFM_HEIGHT))
283 v u acc img ch3(
                              */clk
                                          (clk
                                          (rstn
                              */rstn
                                          (conv out ch03 ),
          ./*input [WI-1:0] */din
                              */vld
                                          (write_pixel_ena),
                             */frame done(
```



IMPORTANT NOTE: It is only for visual verification You must write data in hex files and compare them with the outputs from the software

Spring 2024, 차세대반도체 혁신공유대학 사업단. All rights reserved.

Objective

- In this tutorial, we show you
- Copyright 2024. (차세대반도체 혁신공유대학 사업단) all rights reserved.

Motivation

- A pseudo code to generate an computation order for output calculation
 - Wait VSYNC_DELAY cycles before starting a frame
 - vld=1
 - for row = $0 \rightarrow HEIGHT-1$
 - for col = $0 \rightarrow WIDTH-1$
- 1'b1

 din ← in_img[row*WIDTH+col]

 for

 - end for
 end for

controller (cnn ctrl.v)

- Generate control signals: Loop generator
- Inputs
 - Clock, reset
 - q_width, q_height, q_frame_size
 - Synchronization delay
 - Frame/layer synchronization (vsync_delay)
 - Row/line synchronization (hsync_delay)
 - Trigger (q_start)
- Outputs
- 형신공유대학사업단 Synchronization signals (o_ctrl_vsync_run, o_ctrl_hsync_run, o_ctrl_data_run)
 - Row, column, and pixel index (o_row, o_col, o_data_count)
 - Frame/layer done (o_end_frame)

```
≡ cnn ctrl.v ×
timescale 1ns / 1ps
      module cnn ctrl(
      clk,
      rstn.
      // Inputs
      q width,
      q_height,
      q_vsync_delay,
      q_hsync_delay,
      q_frame_size,
      q start,
      //output
      o_ctrl_vsync_run,
      o_ctrl_vsync_cnt,
      o_ctrl_hsync_run,
      o_ctrl_hsync_cnt,
      o ctrl data run,
      o row,
      o_col,
      o_data_count,
      o end frame
```

Signals

- States
 - ST_IDLE: IDLE state,
 - Before data communication, computation
 - ST_VSYNC:
 - Frame/layer synchronization
 - Data preparation/transferring
 - May preload some filters or input pixels
 - ST_HYNC
 - Line/row synchronization
 - Data preparation/transferring
 - May preload some filters or input pixels
 - ST_DATA
 - Computation
- Registers: row, col, data_count, end_frame

```
// Internal signals
                            = 2'b00,
localparam
                ST IDLE
                ST VSYNC
                            = 2'b01,
                ST HSYNC
                            = 2'b10.
                ST DATA
                            = 2'b11;
reg [1:0] cstate, nstate;
                    ctrl_vsync_run;
reg [W_DELAY-1:0]
                    ctrl_vsync_cnt;
                    ctrl_hsync_run;
reg [W_DELAY-1:0]
                    ctrl_hsync_cnt;
                    ctrl_data_run;
reg [W SIZE-1:0]
                    row;
                    col:
reg [W_SIZE-1:0]
reg [W_FRAME_SIZE-1:0] data_count;
wire end frame;
```

Test bench (cnn_ctrl_multi_layer_tb.v)

Layer configurations q_width, q_height, q_frame_size, ...



Control signals
ctrl_vync_run, ctrl_hsync_run, ...
row, col, data_count, end_frame

```
cnn ctrl u cnn ctrl (
.clk
                (clk
.rstn
                (rstn
                                                         led.
.q width
                (q width
.q height
                (q height
.q vsync delay (q vsync delay ),
.q_hsync_delay (q_hsync_delay
.q frame size
                (q frame size
.q start
                (q start
.o ctrl vsync run(ctrl vsync run),
.o ctrl vsync cnt(ctrl vsync cnt),
.o ctrl hsync run(ctrl hsync run),
.o_ctrl_hsync_cnt(ctrl_hsync_cnt),
.o ctrl data run(ctrl data run
.o row
                 (row
.o col
                (col
.o data count
                (data count
.o end frame
                (end frame
// Clock
parameter CLK_PERIOD = 10; //100MHz
initial begin
    clk = 1'b1;
    forever #(CLK PERIOD/2) clk = ~clk;
end
```

Test cases: Layer 00

- Set parameters
 - q_width, q_height, q_frame_size
 - q_vsync_delay, q_hsync_delay
- Trigger with "q_start"

```
Copyright 2024. (차네대반도체 핵심공·
```

```
initial begin
   rstn = 1'b0;
   q_width
                   = WIDTH;
   q height
                    = HEIGHT;
   q vsync delay
                   = VSYNC DELAY;
   q hsync delay
                   = HSYNC DELAY;
   q frame size
                   = FRAME SIZE;
   q_start
                    = 1'b0;
    #(4*CLK PERIOD) rstn = 1'b1;
    q width = 256;
    q height = 256;
   q_{frame_size} = 256*256;
    #(100*CLK_PERIOD)
        @(posedge clk)
           q_start = 1'b1;
    #(4*CLK_PERIOD)
       @(posedge clk)
           q_start = 1'b0;
    while(!layer_done) begin
       #(128*CLK PERIOD) @(posedge clk);
    $display("CONV_00: Done !!!");
```


Test cases: Layers 02, 04

- Set parameters
 - q_width, q_height, q_frame_size
 - q_vsync_delay, q_hsync_delay
- Trigger with "q_start"


```
Copyright 2024. (Xf All CHEF E XII) 54 AL 55 AL 56 AL
```

```
q width = 128;
q_height = 128;
q_frame_size = 128*128;
#(100*CLK PERIOD)
     @(posedge clk)
        q_start = 1'b1;
 #(4*CLK PERIOD)
     @(posedge clk)
        q_start = 1'b0;
 while(!layer done) begin
     #(128*CLK_PERIOD) @(posedge clk);
$display("CONV_02: Done !!!");
q width = 64;
q height = 64;
q_frame_size = 64*64;
#(100*CLK_PERIOD)
    @(posedge clk)
        q start = 1'b1;
#(4*CLK PERIOD)
     @(posedge clk)
        q_start = 1'b0;
while(!layer done) begin
     #(128*CLK_PERIOD) @(posedge clk);
$display("CONV 04: Done !!!");
#(100*CLK_PERIOD)
      @(posedge clk) $stop;
```

Simulation Results: Run 2ms




Simulation Results: Layers 0, 2, 4




Waveform (cnn_ctrl_tb.v)

• Simulation with time = 1ms



Waveform (cnn_ctrl_tb.v)



Objective

- In this tutorial, we show you
- Copyright 2024. (차세대반도체 혁신공유대학 사업단) all rights reserved.

Top module: yolo_engine.v

- The top module
 - Control signals
 - i_ctrl_reg0~3
 - axi interfaces
 - Layer done signals
 - network_done
- network_done_led

```
√ module yolo_engine #(
      parameter AXI WIDTH AD = 32,
      parameter AXI WIDTH ID = 4,
      parameter AXI WIDTH DA = 32,
      parameter AXI WIDTH DS = AXI WIDTH DA/8,
      parameter OUT_BITS_TRANS = 18,
      parameter WBUF AW = 9,
      parameter WBUF DW = 8*3*3*16,
      parameter WBUF DS = WBUF DW/8,
      parameter MEM BASE ADDR = 'h8000 0000,
      parameter MEM DATA BASE ADDR = 4096
      , input
                                       rstn
      , input [31:0] i ctrl reg0
                                     // network start, // {debug big(1
      , input [31:0] i ctrl reg1
                                    // Read address base
      , input [31:0] i_ctrl_reg2
                                    // Write address base
      , input [31:0] i ctrl reg3
      , output
                                       M ARVALID
                                       M ARREADY
      , input
                                        M ARADDR
      , output
                [AXI WIDTH AD-1:0]
                [AXI WIDTH ID-1:0]
                                        M_ARID
      , output
      , output
                                       M ARLEN
      , output
                [2:0]
                                       M ARSIZE
                [1:0]
                                       M ARBURST
      , output
                                       M ARLOCK
      , output
                [1:0]
                [3:0]
                                        M ARCACHE
      , output
      , output
                [2:0]
                                        M ARPROT
                                       M ARQOS
      , output
                [3:0]
                [3:0]
                                       M ARREGION
      , output
      , output [3:0]
                                        M ARUSER
                                       M_RVALID
      , input
      , output
                                       M_RREADY
      , input [AXI_WIDTH_DA-1:0]
                                        M_RDATA
                                       M_RLAST
      , input
      , input [AXI_WIDTH_ID-1:0]
                                        M_RID
                                       M_RUSER
      , input [3:0]
      , input [1:0]
                                        M_RRESP
```

```
, output
                                     M AWVALID
                                     M_AWREADY
   , input
   , output
             [AXI WIDTH AD-1:0]
                                     M AWADDR
             [AXI WIDTH ID-1:0]
                                     M AWID
   , output
   , output
             7:0
                                     M AWLEN
                                     M_AWSIZE
   , output
             [2:0]
             [1:0]
                                     M AWBURST
   , output
             [1:0]
                                     M AWLOCK
   , output
             [3:0]
                                     M AWCACHE
   , output
   , output
             [2:0]
                                     M_AWPROT
             [3:0]
                                     M AWQOS
   , output
   , output
             [3:0]
                                     M AWREGION
   , output
                                     M AWUSER
                                     M WVALID
   , output
                                     M WREADY
   , output [AXI WIDTH DA-1:0]
                                     M WDATA
   , output
             [AXI_WIDTH_DS-1:0]
                                     M_WSTRB
   , output
                                     M WLAST
   , output
             [AXI WIDTH ID-1:0]
                                     M WID
   , output [3:0]
                                     M WUSER
   , input
                                     M BVALID
                                     M BREADY
   , output
   , input [1:0]
                                     M BRESP
   , input
            [AXI WIDTH ID-1:0]
                                     M BID
                                     M_BUSER
   , input
   , output network done
   , output network done led
include "define.v"
```

Top module (yolo_engine.v): Control signals

```
always @ (*) begin
    ap done
               = ctrl write done;
   ap_ready = 1;
end
                                                            ghts reserved.
assign network done
                      = interrupt;
assign network done led = interrupt;
always @ (posedge clk, negedge rstn) begin
   if(~rstn) begin
        ap_start <= 0;
   else begin
       if(!ap_start && i_ctrl_reg0[0])
           ap start <= 1;
        else if (ap done)
           ap_start <= 0;
end
always @(posedge clk, negedge rstn) begin
    if(~rstn) begin
        interrupt <= 0;</pre>
   else begin
       if(i ctrl reg0[0])
           interrupt <= 0;
       else if (ap done)
           interrupt <= 1;
end
```

Copyright 2024. (X+ K||E|

Top module (yolo_engine.v):

- Parse the configurations from the external
 - For example, the base address to read/write the external memory.

```
// Parse the control registers
always @ (posedge clk, negedge rstn) begin
    if(~rstn) begin
        dram base addr rd <= 0;
        dram base addr wr <= 0;
        reserved_register <= 0; // unused</pre>
    else begin
        if(!ap start && i ctrl reg0[0]) begin
            dram base addr rd <= i ctrl reg1; // Base Address for READ (Input image, Model parameters)</pre>
            dram base addr wr <= i ctrl reg2; // Base Address for WRITE (Intermediate feature maps, Outputs)
            reserved register <= i ctrl reg3; // reserved
        end
        else if (ap done) begin
            dram_base_addr_rd <= 0;</pre>
            dram base addr wr <= 0;
            reserved register <= 0;
        end
    end
```

CobALI

Top module: DMA controller

- Inputs
 - DRAM base addresses for Read/Write (dram_base_addr_rd, dram_base_addr_wr)
 - **Number of transactions** for a request (num trans). WE FIXED IT TO 16 HERE.
 - Maximum requests (max_req_blk_idx). For example, it is (256*256)/16 when we want ·州阳世王圳等公司 to read an image
- Outputs:
 - Send trigger signals for read/write (ctrl_read/ctrl_write) to u_dma_read (axi_dma_rd) and u_dma_write (axi_dma_wr)

```
176
      // DMA Controller
      axi dma ctrl #(.BIT TRANS(BIT TRANS))
      u dma ctrl(
178
           .clk
                             (clk
         ..rstn
                             (rstn
         ,.i start
                             (i ctrl reg0[0]
         ,.i base address rd(dram base addr rd)
         ,.i base address wr(dram base addr wr)
         ,.i num trans
                             (num_trans
185
          ,.i max req blk idx(max req blk idx
         // DMA Read
         ,.i read done
                             (read done
          ,.o ctrl read
                             (ctrl read
          ,.o read addr
                             (read addr
         // DMA Write
         ,.i indata req wr
                             (indata req wr
         ,.i write done
                             (write done
          ,.o_ctrl_write
                             (ctrl write
          ,.o write addr
                             (write addr
          ,.o write data cnt (write data cnt
          ,.o ctrl write done(ctrl write done
```

Top module: DMA read

- The flow includes:
- Receive a READ request signal from u_dma_ctrl (ctrl_read, num_trans, read_addr)
- 2. Send the read request to external memory via an axi interface
- 3. Receive the return data via an axi interface
- 4. Send the return data to a buffer
 - For example, request 16 x 32-bit (num_trans = 16), (e.g., 16th data)

```
u dma read(
    //AXI Master Interface
                              ), // address/control valid handshake
    .M ARVALID (M ARVALID
    .M ARADDR
               (M ARADDR
    .M_ARID
                (M ARID
                              , // Read addr ID
   .M_ARLEN
               (M ARLEN
    .M ARSIZE
               (M ARSIZE
               (M ARBURST
   .M ARLOCK
               (M ARLOCK
                                 // Cachable/bufferable infor
               (M ARPROT
                (M ARQOS
    .M ARREGION (M ARREGION
               (M_ARUSER
   //Read data channel
                              ), // Read data valid
               (M RVALID
   .M_RREADY
               (M_RREADY
   .M RDATA
               (M_RDATA
                              ), // Read data bus
   .M RLAST
               (M RLAST
                              ), // Last beat of a burst transfer
    .M_RID
                (M_RID
    .M RUSER
                (M RUSER
                (M RRESP
   //Functional Ports
    .start dma (ctrl read
    .num_trans (num_trans
    .start_addr (read_addr
               (read data
    .data_vld_o (read_data_vld),
    .data_cnt_o (read_data_cnt),
    .done_o
               (read_done
               (clk
   .clk
               (rstn
    .rstn
```

Top module: Data buffer

A buffer saves the data coming from u_dma_read

```
hts reserved.
                                      // dpram 256x32
                                252 v dpram wrapper #(
                                          .DEPTH (BUFF_DEPTH
                                                 (BUFF_ADDR_W
                                                 (AXI WIDTH DA
                                          . DW
                                256 ∨ u data buffer(
                                          .clk
                                                 (clk
                                                 (1'd1
                                          .ena
                                          .addra
                                                (read data cnt ),
                                                 (read_data_vld
                                          .wea
                                                 (read_data
                                          .dia
                                                 (1'd1
                                          .enb
Copyright 2024. (*)
                                          .addrb
                                                 (write_data_cnt ),
                                          .dob
                                                 (write_data
```

Top module: DMA write

- The flow includes:
- 1. Receive a WRITE request signal from u_dma_ctrl (ctrl_write, num_trans, write_addr)
- 2. Send the write request to external memory via an axi interface
- 4. Send the return data to a buffer write data

 - write_data 32-bit data
 - indata_req_wr 1-bit request enable to u_data_buffer
- Mark the last data (e.g., 16th data) write done

```
_dma_write(
                           ), // Address ID
               (M AWID
               (M WID
                           ), // Write ID
               (M WDATA
   .M WDATA
   .M WSTRB
               (M WSTRB
                           ), // Write Data byte lane strobes
   .M_WLAST
                           ), // Last beat of a burst transfer
   .M WVALID
                              // Write data readv
                           ), // buffered response ID
                           ), // Buffered write response
   .start dma (ctrl write
                               ). //Number of words transferred
               (write_data
   .indata req o(indata req wr ),
               (write done
   .fail check (
               (rstn
```

```
(M_ARID
An external memory model and a memory controller
                                                                                       . ARADDR
                                                                                             (M ARADDR
                                                                                              (M ARLEN
72 vaxi sram if #( //New
        .MEM ADDRW(MEM ADDRW), .MEM DW(MEM DW),
                                                                                       .ARCACHE (M ARCACHE ), // Cachable/bufferable infor
        .A(A), .I(I), .L(L), .D(D), .M(M))
75 v u axi ext mem if input(
                                                                                       .ARVALID (M ARVALID ),
                                                                                                          // address/control valid handshake
        .ACLK(clk), .ARESETn(rstn),
                                                                                       .ARREADY (M ARREADY
                                                                                              (M RID
                                                                                                       ), // Read ID
                                                                                       .RDATA
                                                                                              (M RDATA
                                                                                                       ), // Read data bus
                                   // Address ID
        .AWID (M AWID
                                                                                              (M RLAST
                                    // Address Write
                                                                                       .RVALID (M RVALID
                                                                                                      ), // Read data valid
        .AWADDR (M AWADDR ),
                                                                                       .RREADY (M RREADY ), // Read data ready (to Slave)
        .AWLEN (M AWLEN
                                    // Transfer width
        .AWSIZE (M AWSIZE ),
                                                                                       //Interface to SRAM
                                   // Burst type
        .AWBURST (M AWBURST ),
                                                                                       .mem_addr(mem_addr)
                                    // Atomic access information
        .AWLOCK (M AWLOCK ),
                                                                                             (mem di
                                   // Cachable/bufferable infor
        .AWCACHE (M AWCACHE ),
                                                                                       .mem do (mem do
        .AWPROT (M_AWPROT ),
        .AWVALID (M AWVALID ),
                                    // address/control valid handshake
        .AWREADY (M_AWREADY ),
        //Write data channel
                                       // Write ID
        .WID
                 (M WID
                                                                                                                     Simulate the data in memory
                 (M WDATA
                                     // Write Data bus

√ sram #(
        .WDATA
                                                                                       .FILE NAME(IFM FILE)
        .WSTRB
                 (M_WSTRB
                                     // Write Data byte lane strobes
                                                                                                                     For example
                                                                                       .SIZE(2**MEM ADDRW),
                 (M WLAST
                                     // Last beat of a burst transfer
        .WLAST
                                                                                       .WL_ADDR(MEM_ADDRW),
                                                                                                                          Input images
        .WVALID (M WVALID ),
                                    // Write data valid
                                                                                       .WL DATA(MEM DW))
        .WREADY
                 (M WREADY
                                    // Write data ready

∨ u ext mem input (
                                                                                                                          Model parameters
                                                                                       .clk
                                                                                            (clk
                                                                                            (rstn
        .BID
                 (M BID
                                       // buffered response ID
                                                                                                                          Input/output feature maps
        .BRESP
                 (M BRESP
                                     // Buffered write response
                                                                                       .wdata (mem di
                                                                                       .rdata (mem do
                 (M BVALID
        .BVALID
                                                                                       .ena (1'b0
                                                                                                          // Read only
                                    // Response info ready (from Master)
         .BREADY
                 (M BREADY
```

An instance of a CNN accelerator

```
// CNN Accelerator
     reg [31:0] i 0;
     reg [31:0] i_1;
     reg [31:0] i_2;
151 vyolo engine #(
          .AXI WIDTH AD(A),
         .AXI_WIDTH_ID(4),
         .AXI_WIDTH_DA(D),
          .AXI WIDTH DS(M),
          .MEM BASE ADDR(2048),
          .MEM DATA BASE ADDR(2048)
     u yolo engine
          .clk(clk),
          .rstn(rstn),
                               ), // network start // {debug big(1)
          .i ctrl reg0(i 0
         .i_ctrl_reg1(i_1
                              ), // Read_address (INPUT)
          .i_ctrl_reg2(i_2
                               ), // Write address
          .i_ctrl_reg3(32'd0 ), // Reserved
```

```
.M_AWVALID (M_AWVALID),
.M AWREADY (M AWREADY),
.M AWADDR (M AWADDR ),
.M AWID
           (M AWID ),
.M AWLEN
          (M AWLEN ),
.M AWSIZE (M AWSIZE ),
.M AWBURST (M AWBURST),
.M AWLOCK (M AWLOCK ),
.M AWCACHE (M AWCACHE),
.M AWPROT (M AWPROT ),
.M AWQOS
.M AWREGION(
.M AWUSER
.M WVALID (M WVALID ),
          (M_WREADY ),
.M WREADY
.M_WDATA
          (M_WDATA ),
.M WSTRB
          (M WSTRB ),
.M WLAST
          (M WLAST ),
.M WID
           (M WID
.M WUSER
.M_BVALID (M_BVALID ),
.M BREADY
          (M BREADY ),
.M BRESP
          (M BRESP ),
.M BID
           (M BID
.M BUSER
.network_done(network_done),
.network_done_led(network_done_led)
```

- We can control and monitor the CNN accelerator
 - ✓ Start: i_0 ← 1
 - ✓ Send other configurations as you want
 - ✓ i_1, i_2
 - ✓ Preload:
 - ✓ You may test a particular layer
 - ✓ For example, compare the results from HW with that from the software.
 - ✓ Wait until the layer/network completes

```
223 v initial begin
                                // Reset, low active
         rstn = 1'b0;
         i \theta = \theta;
         i 1 = 0;
         i_2 = (4*256*256)*4;
      `ifdef DEBUG
         resume counter = 0;
      `ifdef PRELOAD
         preload = 1'b0;
         preload layer idx = 4;
         #(4*CLK PERIOD) rstn = 1'b1;
         #(100*CLK PERIOD)
               @(posedge clk)
                   i \theta = 32'd1;
           ifdef PRELOAD
                   preload <= 1'b1;
                   preload_layer_idx <= 4;</pre>
         #(100*CLK PERIOD)
                @(posedge clk)
                   i \theta = 32'd\theta:
         while(!network done) begin
                #(128*CLK PERIOD) @(posedge clk);
         #(100*CLK PERIOD)
                @(posedge clk) $stop;
```

Simulate the top design with time = 4ms

```
<u>+</u> ■ u_axi_ext_mem_if_input

  i- i u_ext_mem_input

<u>+</u>- ■ u_dma_ctrl

     i u data buffer
     ±- u_dma_write
     i u bmp image writer 00
     ±- u bmp image writer 01

    <u>u_bmp_image_writer_02</u>
    u_bmp_image_writer_02
     ±- u bmp image writer 03
       #ASSIGN#116
        #ASSIGN#117
        #ALWAYS#121
        #ASSIGN#125
        #ASSIGN#126
        #ALWAYS#129
        #ALWAYS#141
        #ALWAYS#154
     #INITIAL#27
    #INITIAL#230
  #vsim_capacity#
```

```
add wave -position end sim:/yolo engine tb/u yolo engine/dram base addr rd
add wave -position end sim:/yolo engine tb/u yolo engine/dram base addr wr
add wave -position end sim:/yolo engine tb/u yolo engine/reserved register
add wave -position end sim:/yolo engine tb/u yolo engine/ctrl read
add wave -position end sim:/yolo engine tb/u yolo engine/read done
add wave -position end sim:/yolo engine tb/u yolo engine/read addr
add wave -position end sim:/yolo engine tb/u yolo engine/read data
add wave -position end sim:/yolo engine tb/u yolo engine/read data vld
add wave -position end sim:/yolo engine tb/u yolo engine/read data cnt
add wave -position end sim:/yolo_engine_tb/u_yolo_engine/ctrl_write_done
add wave -position end sim:/yolo engine tb/u yolo engine/ctrl write
add wave -position end sim:/yolo engine tb/u yolo engine/write done
add wave -position end sim:/yolo engine tb/u yolo engine/indata req wr
add wave -position end sim:/yolo engine tb/u yolo engine/write data cnt
add wave -position end sim:/yolo engine tb/u yolo engine/write addr
add wave -position end sim:/yolo engine tb/u yolo engine/write data
add wave -position end sim:/yolo engine tb/u yolo engine/num trans
add wave -position end sim:/yolo engine tb/u yolo engine/max req blk idx
VSIM 263> run 4ms
# Initializing memory 'SimmemSync rp0 wp0 cp1' ...
# Loading memory 'SimmemSync rp0 wp0 cp1' from file: C:/yolohw/sim/inout data sw/log feamap/CONV00 input 16b.hex
# Saving output images to file: C:/yolohw/sim/inout data hw/CONV00 input ch03.bmp
# Saving output images to file: C:/yolohw/sim/inout data hw/CONV00 input ch02.bmp
# Saving output images to file: C:/yolohw/sim/inout data hw/CONV00 input ch01.bmp
# Saving output images to file: C:/yolohw/sim/inout data hw/CONV00 input ch00.bmp
                 : C:/yolohw/sim/yolo engine tb.v(251)
     Time: 3238880 ns Iteration: 1 Instance: /yolo engine tb
# Break in Module yolo engine tb at C:/yolohw/sim/yolo engine tb.v line 251
```

