POLARIS

Hardware Description Language Computing Units

2024.03.15 (Friday)



Outlines

Verilog HDL


Copyright 2024. (차세대반도체 혁신공유대학 사업단) all rights reserved.

References

- Class: Digital Systems Design and Experiments (https://ocw.snu.ac.kr/node/2390)
- Books: Digital System Designs and Practices: Using Verilog HDL and FPGAs @Willy 2008

Digital Systems Design and Experiments

Lecture Notes Calendar Assignments Exam Study Materials		
c_lecno	Title	files
1-1	Introduction	6625.pdf
1-2	Introduction / Digital Design Methodology	6626.pdf
2	Structural Modeling	6627.pdf
3	Dataflow Modeling	6628.pdf
4	Behavioral Modeling	6629.pdf
5	Tasks, Functions, and UDPs	6630.pdf
8	Combinational Logic Modules	6631.pdf
9	Sequential Logic Modules	6632.pdf
10	Design Options of Digital Systems	6633.pdf
11	System Design Methodology	6634.pdf
12	Synthesis	6635.pdf
13	Verification	6636.pdf
15-1	Design Examples	6637.pdf
15-2	Design Examples / CPU Design Example	6639.pdf
16	Design for Testability	6638.pdf



FPGA design flow

Function simulation


Text editor: *vim, notepad++, VS code* RTL simulator: *ModelSim, ISE, Vivado*

FPGA Implementation (ISE, Vivado)

- Synthesize the design
- Implementation: mapping, placement and routing

Optimization

- Analyze timing, power, resources




Hardware Description Language (HDL)

- HDL is an acronym of Hardware Description Language
- Two most commonly used HDLs:
 - Verilog HDL (also called Verilog for short)
 - 우대학 사업(타) all rights reserved. VHDL (Very high-speed integrated circuits HDL)
- Features of HDLs:
 - Design can be described at a very abstract level.
 - Functional verification can be done early in the design cycle.
 - Designing with HDLs is analogous to computer programming. Copyright 202

Modules – Hardware Module Concept

- The basic unit of a digital system is a module.
- Each module consists of:
 - a core circuit (called internal or body) ---performs the required function
 - an interface (called ports) ---carries out the required communication between the core circuit and outside.



Modules –Verilog HDL modules

- module---The basic building block in Verilog HDL.
 - It can be an element or a collection of lower-level design blocks.

module Module name

Port List, Port Declarations (if any)

Parameters (if any)

Declarations of wires, regs, and other variables

Instantiation of lower level modules or primitives

Data flow statements (assign)

always and initial blocks. (all behavioral statements go into these blocks).

Tasks and functions.

endmodule statement





Lexical Conventions

- Sized number: <size>`<base format><number>
 - 4`b1001 ---a 4-bit binary number
 - 16`habcd ---a 16-bit hexadecimal number
- x or z values: x denotes an unknown value; z denotes a high impedance value.
 Negative number: -<size>`<base format><number>

 -4`b1001 ---a 4-bit binary number
 -16`babat
 - - -16`habcd ---a 16-bit hexadecimal number
- "_" and "?"
 - 16`b0101_1001_1110_0000
 - 8'b01??_11?? ---equivalent to a 8'b01zz_11zz

Data types

- A net variable
 - can be referenced anywhere in a module.
 - must be driven by a primitive, continuous assignment, force ... release, or module port.
 variable
 can be referenced anywhere in a module.
- A variable
- cannot be an input or inout port in a module. • can be assigned value only within a procedural statement, task, or function.

Port Declaration

- Port Declaration
 - input: input ports.
 - output: output ports.
 - inout: bidirectional ports

- Port Connection Rules
 - Named association
 - Positional association

```
module half adder (x, y, s, c);
input x, y;
output s, c:
// -- half adder body-- //
// instantiate primitive gates
 xor xor1 (s, x, y);
                             Can only be connected by using positional association
  and and (c, x, y);
endmodule *
                      Instance name is optional.
module full adder (x, y, cin, s, cout);
input x, y, cin;
output s, cout
wire s1,c1,c2; // outputs of both half adders
// -- full adder body-- //
                                          Connecting by using positional association
// instantiate the half adder
                                                  Connecting by using named association
  half adder ha 1(x, y, s1, c1);
 half_adder ha_2 (.x(cin), .y(s1), .s(s), .c(c2));
 or (cout, c1, c2);
                               Instance name is necessary.
endmodule
```

Module Modeling Styles

- Structural style
- Dataflow style

- In industry, RTL (register-transfer level) means
 RTL = synthesizable behavioral copyright 2024. (Xt KII CHELE XIII)

Structural modeling


- Structural style
 - Gate level comprises a set of interconnected gate primitives.
 - Switch level consists of a set of interconnected switch primitives.

```
rights reserved.
                                                             // gate-level description of full adder
// gate-level hierarchical description of 4-bit adder
                                                             module full adder (x, y, cin, s, cout);
// gate-level description of half adder
                                                             input x, y, cin;
module half adder (x, y, s, c);
                                                             output s, cout;
input x, y;
                                                             wire s1, c1, c2; // outputs of both half adders
output s, c;
                                                             // full adder body
// half adder body
                                                             // instantiate the half adder
// instantiate primitive gates
                                                             half adder ha 1 (x, y, s1, c1);
xor(s,x,y);
                                                             half adder ha 2 (cin, s1, s, c2);
and (c,x,y);
                                                             or (cout, c1, c2);
endmodule
                                                             endmodule
```

Hierarchical design

Dataflow modeling

- Dataflow style specifies the dataflow (i.e., data dependence) between registers.
- Use a set of continuous assignment statements
 - assign [delay] l_value = expression
 - delay: the amount of time between a change of operand used in expression and the assignment to I-value.
- Continuous statement in a module execute concurrently regardless of the order they appear.



```
module full_adder_dataflow(x, y, c_in, sum, c_out);

// I/O port declarations
input x, y, c_in;
output sum, c_out;

// specify the function of a full adder
assign #5 {c_out, sum} = x + y + c_in;
endmodule
```

Behavioral modeling


- Use two procedural constructs: initial and always
- initial statement
 - Executed only once at simulation time 0
- Used to set up initial value of variable data types
 always statement
 Executed repeatedly
 At simulation time 0, both initial and always statements are executed concurrently.

```
module full_adder_behavioral(x, y, c in, sum, c out);
// I/O port declarations
input x, y, c in;
output sum, c out;
reg sum, c out; // sum and c out need to be declared as reg types.
// specify the function of a full adder
always @(x, y, c_in) //or always @(x or y or c_in)
#5 \{c \text{ out, sum}\} = x + y + c \text{ in;}
endmodule
```

```
module full_adder_behavioral(x, y, c_in, sum, c_out);
// I/O port declarations
input x, y, c in;
output sum, c out;
reg sum, c out; // sum and c out need to be declared as reg types.
// specify the function of a full adder
always @(*)
\#5 \{c \text{ out, sum}\} = x + y + c \text{ in;}
endmodule
```


Mixed-Style Modeling


- Mixed style is the mixing use of above three modeling styles.
 - Commonly used in modeling large designs.



Simulation

- Design
- Simulation
- Verification
- Stimulus block: testbench
- Unit under test (UUT)
- Design under test (DUT)







System Tasks for Simulation

- \$display displays values of variables, string, or expressions
 - \$display(*ep*1, *ep*2, ..., *epn*);
- \$monitoton enables monitoring operation. \$monitotoff disables monitoring operation.

 - \$stop suspends the simulation.
 - \$finish terminates the simulation.

Time Scale for Simulations

- Time scale compiler directive
 - `timescale time_unit / time_precision
- The time_precision must not exceed the time_unit.
- Example:
- of Et) all rights reserved. • with a timescale 1 ns/1 ps, the delay specification #15 corresponds to 15 ns.
- It uses the same time unit in both behavioral and gate-level modeling.
- For FPGA designs, it is suggested to use ns as the time unit. copyright 2024. (XFA)

Outlines

Verilog HDL

Copyright 2024. (차세대반도체 혁신공유대학 사업단) all rights reserved.

Labs

- ... and an adder tree

 MAC

 Lab 3: Computing units

 COPYright 2024. (# 4864)


Lab 1: DSP

- Build a multiplier based on a DSP generated by Vivado IP generator
 - Generate a DSP
- Copyright 2024. (차세대반도체 혁신공유대학 사업단) all rights reserved.


Spring 2024, 차세대반도체 혁신공유대학 사업단. All rights reserved.

Creating a DSP using Xilinx IP generator


- Click "IP Catalog" on Vivado
- Search "DSP"
- Choose "DSP48 Marco" and double click on it



Creating a DSP using Xilinx IP generator




DSP configuration




Creating a DSP using Xilinx IP generator

- Click "OK" and then "Generate" on the popup window
 - A DSP is generated




Multiplier (mul.v)

Choose "Add sources" >> "Add or create design sources" >> Click "Next"



Multiplier (mul.v)

- Click "Create File" >> Make a file name "mul" in "Verilog" >> click "OK"
- Note: the "mul" code is given.



Multiplier (mul.v)

```
mul.v
                                           C:/Users/User/aix2022/aix2022.srcs/sources_1/new/mul.v
Inputs:
                                                                                                                       sg.
      clk
                   // Clock
                                                    timescale ins / ips
                                                    ¦module mul(
      w[7:0]
                  // Weight
                                                    linput clk.
                  // Input pixel
      x[7:0]
                                                                               Make inputs and
                                                    input [7:0] w,
                                                    input [7:0] x,
Output:
                                                                               outputs for the
                                                    loutput[15:0] y
      y[15:0]
                  // Product
                                                                                        DSP
                                                    wire [17:0] dsp_A, dsp_B;
                                                    wire [47:0] dsp_P;
                                                                         Negative
                                                                                             Positive
                                                                                                                   2's complement for
                                                    assign dsp_A = w[7]? {10'b11_1111_1111, w} : {10'b00_0000_0000, w};
                                                    lassign dsp_B = x[7]? {10'b11_1111_1111, x} : {10'b00_0000_0000, x};
                                                                                                                   a negative number
                                                    assign y = dsp_P[15:0];
                                                    \label{eq:bip_dsp48_macro_0} $$ u_dsp(.CLK(clk), .A(dsp_A), .B(dsp_B), .C(48'b0), .P(dsp_P));
                                                    :endmodule
```

Testbench (mul_tb.v)

```
'timescale 1ns / 1ps
      Time scale: 1ns
                                  module mul_tb;
                                  reg clk)
                                                         Registers (e.g. clk, w, x) are connected to the inputs
                                  reg rstn;
                                                                          j) all rights reserved.
                                                        A wire (e.g., y) is connected to the output
                                  reg [7:0] w, x;
                                  wire[15:0] y:
                                   // DUT: multiplier
                                  mul u_mul(
  Design under test:
                                                */clk(clk),
                                   ./*input
                                   ./*input [ 7:0] */\psi(\psi),
    multiplier (mul)
                                   ./*input [ 7:0] */x(x),
                                   ./*output[15:0] */y(y)
                                  // Clock
                                                                             A clock signal is defined in
                                  parameter CLK_PERIOD = 10; //100MHz
                                                                             an "initial" block
  Clock: 100MHz
                                  initial begin
                                                                                 Initialized at 1
                                      clk = 1'b1;
(Period = 10ns)
                                                                                 State is changed at
                                      forever #(CLK_PERIOD/2) clk = ~clk;
                             22 🖨 end
                                                                                 every 5ns
```

Testbench (mul_tb.v)

Initialized states Set all registers to default values



Generate test cases in 16 cycles




```
integer it
                                                                  // Test cases
                                                                  initial begin
                                                                      rstn = 1'b0;
                                                                                            // Reset, low active
                                                                      w = 0;
                                                                                                                 eq.
                                                            28
                                                                      x = 0;
                                                            29
                                                                      i = 0;
                                                                      \#(4*CLK\_PERIOD) rstn = 1'b1;
                                                            30
                                                             31
                                                            32
                                                                      #(4*CLK_PERIOD)
                                                            33 🖨
                                                                      for(i = 0; i<16; i=i+1) begin
Copyright 2024. (XHICHELE XIII)
                                                                         @(posedge clk)
                                                                            w = 8'd4;
                                                            36
                                                                            x = i;
                                                            37 🖒
                                                                      end
                                                            38
                                                                      #(CLK_PERIOD)
                                                            39
                                                                      @(posedge clk)
                                                            40
                                                                         w = 8'd0;
                                                                         x = 8'd0;
                                                            42
                                                            43 🗀 end
```

Waveform

- In Tab "Simulation", click on "run simulation" >> "Run behavioral simulation"
- Visualize the waveform
 - Weight (w) is set to 4 in 16 cycles (e.g., 70~230ns)
 - During the 16 cycles, x is set from 0 to 15

 - \Rightarrow The result (y) is 0, 4, ..., 60 \Rightarrow For a given input, its output comes out after 4 cycles (e.g., DSP's pipelined registers)




Lab 2: MAC

- Build a MAC
 - Use multiple multipliers

Copyright 2024. (차세대반도체 혁신공유대학 사업단) all rights reserved.


DNN accelerator

- Processing Element (PE) Array
 - An array of multiplication and accumulation (MAC).
 - Perform convolution operations.
 - Computing unit or "ALU" of a DNN accelerator




MAC

- MAC is a module that performs many multiplications and accumulations in parallel.
- Review: convolution
 - From this example, to calculate output pixel A, we need to calculate:



A simple MAC

- In this tutorial, we will give and explain an example MAC module that calculates 16 multiplications and accumulations every cycle.
- Inputs are 8 bit 2's complement numbers
- and the output is a 20 bit 2's complement number



A simple MAC

Compute a sum of 16 products

$$Y = \sum_{i=0}^{15} w_i * x_i$$

Pseudo code

$$y_0^{(0)} = w_0 * x_0, ..., y_{15}^{(0)} = w_{15} * x_{15}$$
 // N multipliers $y_0^{(1)} = y_0^{(0)} + y_1^{(0)}, ..., y_7^{(1)} = y_{14}^{(0)} + y_{15}^{(0)}$ // N/2 adders $y_0^{(2)} = y_0^{(1)} + y_1^{(1)}, ..., y_3^{(2)} = y_6^{(1)} + y_7^{(1)}$ // N/4 adders $y_0^{(3)} = y_0^{(2)} + y_1^{(2)}, ..., y_1^{(3)} = y_2^{(2)} + y_3^{(2)}$ // N/4 adders $y_0^{(4)} = y_0^{(3)} + y_1^{(3)}$ // N/4 adders $y_0^{(4)} = y_0^{(4)}$ // Output

...urtipliers

// N/2 adders

// N/4 adders

MAC (mac.v)

Compute a sum of 16 products

$$Y = \sum_{i=0}^{15} \mathbf{w_i} * \mathbf{x_i}$$

- Ports
 - clk, rstn: clock and reset signals
 - vld_i: a valid signal for inputs (e.g., win, din)
 - Inputs win, din


 - win[15:8] = w_0 , din[7:0] = x_0 ... 出世生圳。
 - Outputs
 - Accumulated result (acc_o) • A valid signal (vld_o)



```
roserved.
 timescale ins / ips
module mac(
input clk,
input rstn,
linput vId_i,
input [127:0] win,
input [127:0] din,
loutput[ 19:0] acc_o,
             vId_o
(output
```

Multiplication (mac.v)

Compute a sum of 16 products



```
Y = \sum_{i=0}^{15} \mathbf{w_i} * \mathbf{x_i}
```

16 multipliers running in parallel

```
[mul\ u_mul_00(.clk(clk), .w(win[ 7: 0]),.x(din[ 7: 0]),.y(y00));
mul u_mul_01(.clk(clk), .w(win[ 15: 8]),.x(din[ 15: 8]),.y(y01));
mul u_mul_02(.clk(clk), .w(win[ 23: 16]),.x(din[ 23: 16]),.y(y02));
mul_u_mul_03(.clk(clk), .w(win[ 31: 24]),.x(din[ 31: 24]),.y(y03));
mul u_mul_04(.clk(clk), .w(win[ 39: 32]),.x(din[ 39: 32]),.y(y04));
mul u_mul_05(.clk(clk), .w(win[ 47: 40]),.x(din[ 47: 40]),.y(y05));
mul u_mul_06(.clk(clk), .w(win[ 55: 48]),.x(din[ 55: 48]),.y(y06));
mul_u_mul_07(.clk(clk), .w(win[ 63: 56]),.x(din[ 63: 56]),.y(y07));
mul u_mul_08(.clk(clk), .w(win[ 71: 64]),.x(din[ 71: 64]),.y(y08));
mul u_mul_09(.clk(clk), .w(win[ 79: 72]),.x(din[ 79: 72]),.y(y09));
mul u_mul_10(.clk(clk), .w(win[ 87: 80]),.x(din[ 87: 80]),.y(y10));
mul u_mul_11(.clk(clk), .w(win[ 95: 88]),.x(din[ 95: 88]),.y(y11));
mul u_mul_12(.clk(clk), .w(win[103: 96]),.x(din[103: 96]),.y(y12));
mul u_mul_13(.clk(clk), .w(win[111:104]),.x(din[111:104]),.y(y13));
'mul_u_mul_14(.clk(clk), .w(win[119:112])..x(din[119:112])..v(v14));
mul_u_mul_15(.clk(clk), .w(win[127:120]),.x(din[127:120]),.y(y15));
```

$$y00 = w_0 * x_0$$

win[7:0] = w_0
din[7:0] = x_0

erved.

```
y15 = w_{15} * x_{15}
win[127:120] = w_{15}
din[127:120] = x_{15}
```

Accumulation (mac.v)

• Compute a sum of 16 products

$$Y = \sum_{i=0}^{10} w_i * x_i$$

Pseudo code

```
y_0^{(0)} = w_0 * x_0, ..., y_{15}^{(0)} = w_{15} * x_{15}
y_0^{(1)} = y_0^{(0)} + y_1^{(0)}, ..., y_7^{(1)} = y_{14}^{(0)} + y_{15}^{(0)}
y_0^{(2)} = y_0^{(1)} + y_1^{(1)}, ..., y_3^{(2)} = y_6^{(1)} + y_7^{(1)}
y_0^{(3)} = y_0^{(2)} + y_1^{(2)}, ..., y_1^{(3)} = y_2^{(2)} + y_3^{(2)}
y_0^{(4)} = y_0^{(3)} + y_1^{(3)}
Y = y_0^{(4)}
```

```
13 🖨
          Internal signals
14
15 🖨
          wire[15:0] y00:
          wire[15:0] y01;
          wire[15:0] y02;
          wire[15:0] y03;
          wire[15:0] y04;
          wire[15:0] y05;
          wire[15:0] y06;
          wire[15:0] y07;
          wire[15:0] y08;
          wire[15:0] y09;
          wire[15:0] y10;
          wire[15:0] y11;
          wire[15:0] y12;
          wire[15:0] y13:
          wire[15:0] y14;
          wire[15:0] y15;
31
```

```
adder_tree u_adder_tree(
 ./*input
                */clk(clk),
./*input */rstn(rstn),
           */vId_i(vId_i_d4),
 ./*input
 ./*input [15:0] */mul_00(y00),
./*input [15:0] */mul_01(y01),
 ./*input [15:0] */mul_02(y02),
..../*input [15:0] */mul_03(y03),
 ./*input [15:0] */mul_04(y04),
 /*input [15:0] */mul_05(y05),
 ./*input [15:0] */mul_06(y06),
/*input [15:0] */mul_07(y07),
 ./*input [15:0] */mul_08(y08),
 ./*input [15:0] */mul_09(y09),
 ./*input [15:0] */mul_10(y10),
./*input [15:0] */mul_11(y11),
./*input [15:0] */mul_12(y12),
 ./*input [15:0] */mul_13(y13),
 :./*input [15:0] */mul_14(y14),
./*input [15:0] */mul_15(y15),
./*output[19:0] */acc_o(acc_o),
./*output
                 */vId_o(vId_o)
```

Accumulation (adder_tree.v)

Compute a sum of 16 products

```
Y = \sum_{i=0}^{15} w_i * x_i
```

```
// Level 3
                                                      !// Level 2
// Level 1
                                                                                                                                                              // Level 4
                                                                                                         always@(posedge clk, negedge rstn) begin
                                                       always@(posedge clk, negedge rstn) begin
always@(posedge clk, negedge rstn) begin
                                                                                                                                                              ¦always@(posedge clk, negedge rstn) begin
                                                                                                             if(!rstn) begin
                                                           if(!rstn) begin
    if(!rstn) begin
                                                                                                                                                                  if(!rstn)
                                                               y2_0 <= 18'd0;
                                                                                                                 y3_0 <= 19'd0;
                                                                                                                                                                      v4 \le 20'd0;
        y1_0 <= 17'd0;
                                                              y2_1 <= 18'd0;
                                                                                                                 y3_1 <= 19'd0;
        v1_1 <= 17'd0;
                                                               v2.2 <= 18'd0;
                                                                                                             end
                                                                                                                                                                      y4 \le signed(y3_0) + signed(y3_1);
        v1_2 <= 17'd0;
                                                               v2 3 <= 18'd0;
                                                                                                             else begin
        v1_3 <= 17'd0;
                                                                                                                                                              :end
                                                           end
                                                                                                                 y3_0 \le signed(y2_0) + signed(y2_1);
        y1_4 <= 17'd0;
                                                           else begin
                                                                                                                 y3_1 \le signed(y2_2) + signed(y2_3);
        y1_5 <= 17'd0;
                                                               y2_0 \le signed(y1_0) + signed(y1_1);
                                                                                                             end
        v1_6 <= 17'd0;
                                                               y2_1 \le signed(y1_2) + signed(y1_3);
        y1_7 <= 17'd0;
                                                              y2_2 \le signed(y1_4) + signed(y1_5);
    end
                                                               y2_3 \le signed(y1_6) + signed(y1_7);
    else begin
                                                           end
        y1_0 \leftarrow signed(mul_00) + signed(mul_01);
        y1_1 <= $signed(mul_02) + $signed(mul_03);
        y1_2 \leftarrow signed(mul_04) + signed(mul_05);
        y1_3 \le signed(mul_06) + signed(mul_07);
        y1_4 <= $signed(mul_08) + $signed(mul_09);
        y1_5 <= $signed(mul_10) + $signed(mul_11);
        y1_6 <= $signed(mul_12) + $signed(mul_13);
        y1_7 <= $signed(mul_14) + $signed(mul_15);
    end
```

Delays

- Calculating delayed valid signals
- vld_i: when high, indicates that win and din are
 valid inputs, and must be calculated
- Delays in the adder tree (adder_tree.v)
 - vld_d: an internal variable to calculate the timing for vld_o to be high
 - vld_o: when high, indicates that output acc_o

```
is a valid calculation result
```

```
113 :
114
            ˈalways@(posedge clk, negedge rstn) begin
117 🗇
                 if(!rstn) begin
                     vId_i_d1 \leftarrow 0;
118
                     vId_i_d2 <= 0;
119 ;
                     vId_i_d3 <= 0;
                     vId_i_d4 \ll 0;
                 end
                 else begin
                     vId_i_d1 <= vId_i :
                     vid_i_d2 <= vid_i_d1;</pre>
126
                     vId_i_d3 \leftarrow vId_i_d2;
127
                     vId_i_d4 \leftarrow vId_i_d3;
128 🖒
129 🖨
130
             kassign vld_o = vld_i_d4;
131
132
             lassign acc_o = $signed(y4);
```

Test bench (mac_tb.v)


Time scale: 1ns 'timescale 1ns / 1ps 2 module mac_tb; Registers (e.g. clk, win, din) are connected to the inputs reg clk; reg rstn: Wires (e.g., acc o, vld o) are connected to the output i) all rights reserved reg vid_i; reg [127:0] win, din; wire[19:0] acc_o; 9 vId_o; wire 10 Clock: 100MHz 11 🖨 12 // DUT: multiplier A clock signal is defined in an "initial" block 13 🖒 Initialized at 1 14 : mac u_mac(State is changed at every 5ns 15 ./*input */clk(clk), 16 */rstn(rstn), ./*input // Clock 24 */vId_i(vId_i), :./*input 25 : parameter CLK_PERIOD = 10; //100MHz Design under test: ./*input [127:0] */win(win), Cobliguaç (initial begin 26 □ 19 ./*input [127:0] */din(din), clk = 1'b1; 20 ./*output[19:0] */acc_o(acc_o), 28 forever #(CLK_PERIOD/2) clk = ~clk; 21 */vId_o(vId_o) :./*output 29 🖒 22


Test bench (mac_tb.v)


Initialized states Set all registers to default values

Generate test cases in 16 cycles w: 4
x: 0 -> 1 -> 2 -> ... -> 15

```
31
         // Test cases
          initial begin
             rstn = 1'b0;
                                  // Reset. low active
             vId i= 0;
             win = 0;
             din = 0;
                                                            its reserved.
             i = 0;
             #(4*CLK_PERIOD) rstn = 1'b1;
40
             #(4*CLK_PERIOD)
             for(i = 0; i<16; i=i+1) begin
                 @(posedge clk)
                    vId_i = 1'b_i
                    win = \{16\{8'd4\}\};
                    din[ 7: 0] = i;
                    din[ 15: 8] = i;
                    din[ 23: 16] = i;
                    din[31:24] = i;
                    din[ 39: 32] = i;
                    din[ 47: 40] = i;
                                                Note: we have 16 weights
                    din[ 55: 48] = i;
                                                       and 16 inputs now.
                    din[ 63: 56] = i;
                    din[71:64] = i;
                    din[ 79: 72] = i;
                    din[87:80] = i;
                    din[ 95: 88] = i;
                    din[103: 96] = i;
                    din[111:104] = i;
                    din[119:112] = i;
                    din[127:120] = i;
61 🖨
             end
```







Lab 3: Convolutional layer (Practice)

- Convolutional layer
 - Use four MAC modules



Convolutional layer (cnv_tb.v)

- Parameters for an image file, e.g., WIDTH, HEIGHT, file location (INFILE), frame/image size
- A buffer to store an image (in_img)
- Internal signals
 - clk, rstn,
 - vld i, din[127:0]
 - Four sets of filters win[0:3][127:0]
 - acc_o[0:3][19:0]

```
timescale 1ns / 1ps
                                                                                     (module cnv_tb)
                                                                                     parameter WIDTH = 128;
                                                                                     parameter HEIGHT = 128;
                                                                                     parameter INFILE = "./hex/butterfly_08bit.hex";
Copyright 2024. (차세대반도체 핵심공유) s
                                                                                     localparam FRAME_SIZE = WIDTH * HEIGHT;
                                                                                     ilocalparam FRAME_SIZE_W = $clog2(FRAME_SIZE);
                                                                                     reg [7:0] in_img [0:FRAME_SIZE-1]; // Input image
                                                                                     reg clk)
                                                                                     reg rstn;
                                                                                     ireg vid_i;
                                                                                     reg [127:0] win[0:3];
                                                                            14
                                                                                     reg [127:0] din:
                                                                            15
                                                                                     wire[ 19:0] acc_o[0:3];
                                                                            16
                                                                                                vid_o[0:3];
                                                                                     wire
```

- 4

Convolutional layer (cnv_tb.v)

- There are four MAC instances
- Fach module:
 - Uses one set of convolutional filters, e.g., win
 - Outputs a specific acc_o

```
served.
                                                                             mac_u_mac_02(
          mac u_mac_00(
                           */clk(clk),
                                                                                              */clk(clk),
                                                                              ./*input
          ./*input
                                                                                              ⋆/rstn(rstn),
                           ∗/rstn(rstn),
                                                                              :./*input
          :./*input
                           */vId_i(vId_i),
                                                                                              */vId_i(vId_i),
          /*input
                                                                              :./*input
          ./*input [127:0] */win(win[0]),
                                                                              ./*input [127:0] */win(win[2]),
24
                                                                              :./*input [127:0] */din(din),
          :./*input [127:0] */din(din),
                                                                              :./*output[ 19:0] */acc_o(acc_o[2]),
          ./*output[ 19:0] */acc_o(acc_o[0]),
                           */vId_o(vId_o[0])
                                                                                              */vId_o(vId_o[2])
          /*output
                                                                              ·/*output
28
          mac u_mac_01(
                                                                             |mac_u_mac_03(
                                                                                              */clk(clk),
          i./*input
                           */clk(clk),
                                                                              :/*input
                                                                                              ∗/rstn(rstn),
                           */rstn(rstn),
                                                                              ./*input
          ./*input
                                                                                              */vId_i(vId_i),
                           */vId_i(vId_i),
                                                                              :./*input [127:0] */win(win[3]),
          ./*input [127:0] */win(win[1]),
                                                                             ./*input [127:0] */din(din),
          ./*input [127:0] */din(din),
                                                                              ./*output[ 19:0] */acc_o(acc_o[3]),
           ./*output[ 19:0] */acc_o(acc_o[1]),
                                                                                               */vId_o(vId_o[3])
                           */vId_o(vId_o[1])
           :./*output
                                                                              :./*output
                                                                              );;
```

Convolutional layer (cnv_tb.v)

Read the hex file into a buffer

Initialize four set of convolutional filters

cop⇒ Come from a quantized model

```
68 🛆
          :// Read the input file to memory
                                                                            2a
                                                                            45
          Cinitial begin
69 🖨
                                                                            5b
             $readmemh(INFILE, in_img ,0,FRAME_SIZE-1);
70 :
71 🖨
          iend
72 🖨
          linitial begin
              rstn = 1'b0;
73
                                   // Reset. low active
     0
             vId_i= 0;
                                                                            6d
             din = 0:
              i = 0:
78
              // CNN filters of four output channels
79
              win[0][7:0] = 8'd142; win[1][7:0] = 8'd69; win[2][7:0] = 8'd13; win[3][7:0] = 8'd69;
80
     0
              win[0][ 15: 8] = 8'd151; win[1][ 15: 8] = 8'd181; win[2][ 15: 8] = 8'd244; win[3][ 15: 8] = 8'd135;
81
              win[0][23:16] = 8'd215; win[1][23:16] = 8'd209; win[2][23:16] = 8'd255; win[3][23:16] = 8'd255;
82
              win[0][31:24] = 8'd127; win[1][31:24] = 8'd19; win[2][31:24] = 8'd241; win[3][31:24] = 8'd128;
83
              win[0][ 39: 32] = 8'd163; win[1][ 39: 32] = 8'd128; win[2][ 39: 32] = 8'd127; win[3][ 39: 32] = 8'd32;
     0
84
              win[0][47:40] = 8'd205; win[1][47:40] = 8'd95; win[2][47:40] = 8'd240; win[3][47:40] = 8'd90;
     \circ
85
              win[0][55:48] = 8'd229; win[1][55:48] = 8'd221; win[2][55:48] = 8'd252; win[3][55:48] = 8'd48;
86
              win[0][63:56] = 8'd255; win[1][63:56] = 8'd121; win[2][63:56] = 8'd237; win[3][63:56] = 8'd52;
87 :
              win[0][71:64] = 8'd113; win[1][71:64] = 8'd8; win[2][71:64] = 8'd1; win[3][71:64] = 8'd211;
88
              win[0][ 79: 72] = 8'd0 ; win[1][ 79: 72] = 8'd0 ; win[2][ 79: 72] = 8'd0 ; win[3][ 79: 72] = 8'd0 ;
     \circ
89
              win[0][87:80] = 8'd0; win[1][87:80] = 8'd0; win[2][87:80] = 8'd0; win[3][87:80] = 8'd0;
     0 '
              win[0][95:88] = 8'd0; win[1][95:88] = 8'd0; win[2][95:88] = 8'd0; win[3][95:88] = 8'd0;
     0
91
              win[0][103: 96] = 8'd0; win[1][103: 96] = 8'd0; win[2][103: 96] = 8'd0; win[3][103: 96] = 8'd0;
92
     0
              win[0][111:104] = 8'd0; win[1][111:104] = 8'd0; win[2][111:104] = 8'd0; win[3][111:104] = 8'd0;
     \circ
93
              win[0][119:112] = 8'd0; win[1][119:112] = 8'd0; win[2][119:112] = 8'd0; win[3][119:112] = 8'd0;
94 :
              win[0][127:120] = 8'd0; win[1][127:120] = 8'd0; win[2][127:120] = 8'd0; win[3][127:120] = 8'd0;
```

