Image Processing to manipulate RGB values using Verilog.

Preprint · December 2021			
DOI: 10.13140/RG.2.2.35935.79528/1			
CITATIONS		READS	
0		4,005	
2 authors, including:			
and a	Ashutosh Lembhe		
	VIT University		
	3 PUBLICATIONS 6 CITATIONS		
	SEE PROFILE		

_____***____

Volume: 09 Issue: 04 | Apr 2022 www.irjet.net

Image Processing to Manipulate RGB Values Using Verilog

Ashutosh Lembhe¹, Sanjana Vernekar²


¹UG student, School of Electrical Engineering Vellore Institute of Technology, Chennai. India ²UG student, School of Electrical Engineering Vellore Institute of Technology, Chennai. India

Abstract - Image processing is a widely used application in today's world. Be it a photo taken from phone or camera. There is a process that goes into it to make the image stabilized. Python is mostly used for image processing because of its easy coding and libraries used for different operations. We have implemented the image processing in the Verilog code. In this paper we have showed how we converted an image in a hex file using MATLAB and then used the hex file in *Verilog coding to perform some image processing operations.* We have Xilinx to write our code and perform the operations. There will be an output image after the code is compiled and run. We will be performing basic three operation for an image that will be in a hex file as an input. The Three basic operations are inverting of the image, threshold operation of the image, image brightness reduction. This paper also aims to show how to process an image using Verilog from reading an input bitmap image in Verilog, processing and writing the processed result to an output bitmap image in Verilog.

Key Words: Image Processing, Verilog HDL, FPGA, RGB Values, Image Manipulation, Colour processing.

1.INTRODUCTION

Image processing is a technique for applying operations on an image in order to improve it or extract relevant information from it. It's a sort of signal processing in which the input is an image and the output is either that image or its characteristics/features. Image processing basically includes the following three steps: 1. Importing Image hex file via image acquisition tool. 2. Analysing and manipulating the image. 3. Output in which image can be a altered image or report that is based on image analysis. By using Verilog hardware descriptive language we can directly code at hardware level and enjoy its hardware portability advantage. Verilog allows us to read hex file for manipulation of image easily. By using Verilog hardware engineer can easily analyse the circuit synthesis by using one of the Xilinx's property to create circuit with use of Verilog code. Because Verilog syntax is constantly linked to a hardware structure, timing information about a hypothetical hardware implementation also available, allowing for specialised speed enhancements.



e-ISSN: 2395-0056

p-ISSN: 2395-0072

Fig -1: Image Processing Block Diagram

2. MATLAB CODING FOR HEX FILE

Images cannot be read directly by Verilog. The image must be transformed from bitmap to hexadecimal format before it can be read in Verilog. To convert a bitmap image to a hex file, we use MATLAB the input image needs to be converted into 768x512 pixels, and the image.hex file contains the bitmap image's R, G, and B data. Below is the photo of code used for converting bitmap image into a hex file.

```
%Embedded SyStems Project (Ashutosh Lembhe, Sanjana vernerkar)
       close all:
       clear all;
       cle:
       b=imread('input.jpg'); % 24-bit BMP image RGB888
      for i=512:-1:1 % image is written from the last row to the first row
      for i=1:768
       a(k)=b(i,j,1);
       a(k+1)=b(i,j,2);
       a(k+2)=b(i,j,3);
14 -
       k=k+3;
       end
       fid = fopen('input.hex', 'wt');
       fprintf(fid, '%x\n', a);
disp('Text file write done');disp(' ');
       fclose(fid);
```

Fig -2: Matlab Hex code file.

The image is named as input for MATLAB code to identify it in the same folder. The image is send through some iterations in for loop. Notice the loop is from 512 to 786 same as the pixels of the image. In the iterations the images RGB data is extracted and a file name input.hex is given out by using the commad fopen. The input hex file only contains RGB vectors for each pixel of the input image. The next section covers the Verilog part of the research.

3.VERILOG CODING FOR IMAGE READING OPERATION.

Image processing operations are now implemented in Verilog. The Verilog coding is divided into two parts, first is implementation where parameters for operations such as brightness, invert, threshold are declared. The second is simulation part where the above operations are defined and coded in details. Xilinx allows the use to simulate on virtual board in its environment. The board chosen for virtual simulation is VIRTEX 6 FPGA board. We will be performing three types of operations on the image. Brightness operation, Inverting operation and Threshold operation. Below is the image of operation definition file.

Fig -3: Parameters file from where operations will be defined

To read the image hexadecimal data file, Verilog uses the command \$readmemh. After reading the image.hex file, the RGB picture data is kept in memory and read out for processing. Below is the image of image read module. The image width and height are stored in their respective variables. An array is also created for storing RGB data after going through series of operations. Two arrays for each color has been created. One for storing even data and another for storing odd data. In the "parameter.v" file, the image processing operation is chosen. Simply switch the comment line to change the processing operation.

```
// Include definition file
                              module image_read
                                 13
                                                                           THRESHOLD= 90,
                                                                                                                                                                                                                                                              // Threshold value for Threshold operation
                                                                                                                                                                                                                                                             // Sign value using for brightness operati
// Sign = 0: Brightness subtraction
// Sign = 1: Brightness addition
                                                                           SIGN=0
                                                                                                                                                                                                                                           // clock
// Reset (active low)
// Vertical synchronous pulse
                                      input HRESETn,

output VSYNC,

// Wertical synchronous pulse

// This signal is often a way to indicate that one entire image is transmitted.

// Just create and is not used, will be used once a video or many images are tran output reg HSYNC,

// An HSYNC indicates that one line of the image is transmitted.

// Used to be a horizontal synchronous signals for writing bmp file.

output reg [7:0] DATA_RO,

output reg [7:0] DATA_GO,

output reg [7:0] DATA_BO,

output reg [7:0] DATA_RI,

output reg [7:0] DA
21
23
24
25
26
27
28
29
31
                                                                                                                                                                                                                                                              // 8 bit Green data (odd)
// 8 bit Blue data (odd)
                                                output reg [7:0]
                                                                                                                                              DATA_B1,
                                                                                                                                     ransmit 2 pixels in parallel to make the process faster, you can ctrl_done // Done flag
```

e-ISSN: 2395-0056

Fig -4: Image Read Module.

3.1 Brightness Operation Verilog Code.

This module changes the brightness of the image by adding or removing a fixed value from the pixel value. The following code adds and subtracts a constant value from the pixel values of a picture. In this, two types of operations are coded. One is brightness addition and other is brightness subtraction.

```
* BRIGHTNESS ADDITION OPERATION */
               if(SIGN == 1) begin
246
247
                tempR0 = org_R[WIDTH * row + col ] + VALUE;
                   DATA_R0 = 255;
               else
DATA_R0 = org_R[WIDTH * row + col ] + VALUE;
251
252
253
               // RI

tempRl = org_R[WIDTH * row + col+1 ] + VALUE;

if (tempRl > 255)

DATA_Rl = 255;
               else
  DATA_R1 = org_R[WIDTH * row + col+1 ] + VALUE;
257
258
259
                  empG0 = org_G[WIDTH * row + col ] + VALUE;
                   (tempG0 > 255)
DATA_G0 = 255;
262
263
               DATA_GO = org_G[WIDTH * row + col
tempGl = org_G[WIDTH * row + col+1]
if (tempGl > 255)
264
                                                                  1 + VALUE;
                                                               1 + VALUE:
265
               else
  DATA_G1 = org_G[WIDTH * row + col+1 ] + VALUE;
268
269
270
271
272
273
                  empB0 = org_B(WIDTH * row + col ] + VALUE;
               if (tempB0 > 255)
DATA_B0 = 255;
274
               DATA_B0 = org_B[WIDTH * row + col
tempB1 = org_B[WIDTH * row + col+1
if (tempB1 > 255)
275
276
277
278
                                                                  ] + VALUE;
               if (tempB1 > 255)
DATA_B1 = 255;
                   DATA_B1 = org_B[WIDTH * row + col+1 ] + VALUE;
281
```

Fig -5: Brightness Addition Verilog code.

When sign variable is declared one in image read module the operation performed on the image is brightness addition. The temp variables perform an calculations using the above formulas and check of the value exceeds the limit of 255, if yes then it assigns the RGB data the value of 255.

Volume: 09 Issue: 04 | Apr 2022

www.irjet.net

checks if the value calculated through the formula given is above threshold or not, if yes then all odd and even data

e-ISSN: 2395-0056

p-ISSN: 2395-0072

```
values are set to 255.
              value = (org_R(WIDTH * row + col  ]+org_G(WIDTH * row + col  ]+org_B(WIDTH * row + col  ])/3;
if(value > THRESHOLD) begin
              end
wxlusi = (org_R[WIDTH * row + col+1 ]+org_G[WIDTH * row + col+1 ]+org_B[WIDTH * row + col+1 ])/3;
if(vxlusi > TREESHOLD) begin
DATA_Rl=264
                 DATA_G1=255;
DATA_B1=255;
```

Fig -8: Threshold Operation Verilog Code.

283 284 285 286 287 289 299 299 299 295 297 298 299 300 301 302 307 308 307 308 307 310 311 313 314 315 316 317 317 318 /* BRIGHTNESS SUBTRACTION OPERATION */ 0 = org_R[WIDTH * row + col] - VALUE; DATA_R0 = org_R(WIDTH * row + col] - VALUE; apR1 = org_R[WIDTH * row + col+1] - VALUE; else
DATA_R1 = org_R(WIDTH * row + col+1] - VALUE; tempG0 = org_G[WIDTH * row + col] - VALUE;
if (tempG0 < 0)</pre> (tempG0 < 0)DATA_G0 = 0; DATA_GO = org_G[WIDTH * row + col] - VALUE tempGl = org_G[WIDTH * row + col+1] - VALUE if (tempGl < 0) DATA_Gl = 0; DATA_G1 = 0, else DATA_G1 = org_G[WIDTH * row + col+1] - VALUE; pB0 = org_B[WIDTH * row + col] - VALUE; else
DATA_B0 = org_B(WIDTH * row + col] - VALUE;
tempBl = org_B(WIDTH * row + col+1] - VALUE;
if (tempBl < 0) (tempB1 < 0) DATA B1 = 0; else
DATA_B1 = org_B[WIDTH * row + col+1] - VALUE;

Fig -6: Brightness subtraction Verilog Code

If the variable sign is assigned 0 then the operational code will be as shown in fig 6. If the value calculated from the formula comes to be less than 0 then the variables for for RGB data are assigned to 0. The formula involves using the width, row and col values.

3.2 Inverting Operation Verilog Code.

This module inverts an image by inverting the bits of the grayscale pixel value. The RGB pixel values must be equalised to convert a coloured image to a grayscale image, which is done by averaging the three colour components.

```
/************/
         /* INVERT OPERATION
324
325
         'ifdef INVERT OPERATION
326
           value2 = (org B[WIDTH * row + col ] + org R[WIDTH * row + col ] +org G[WIDTH * row + col ])/3;
327
            DATA RO=255-value2;
328
            DATA G0=255-value2;
329
            DATA B0=255-value2;
330
            value4 = (org_B(WIDTH * row + col+l ] + org_R(WIDTH * row + col+l ] + org_G(WIDTH * row + col+l ])/3;
331
            DATA R1=255-value4;
332
            DATA_G1=255-value4;
333
            DATA B1=255-value4;
334
335
```

Fig -7: Inverting Operation Verilog code.

From the fig it is clearly shown that the value2 and value4 variables are used to store the average values after calculating the average value using RGB. Value2 is used for calculation of even data RGB values by subtracting it from 255 and storing it in the respective variables. Value4 variable is used for calculating odd data of RGB values. Note that the formula for calculating value4 and value2 is slightly different.

3.4 Threshold Operation Verilog Code.

This Verilog code is used to perform the threshold operation, which consists of setting the pixel value over a threshold value to 255 and the pixel value below the threshold value to 0. To perform the threshold operation, we can use the Verilog testing code shown below. As shown in the code above both lower and upper limit is set. The if condition

3.2 Verilog Coding for Image Write Operation.

The "parameter.v" file which was mentioned earlier also specifies the input and output file directories and names. After processing the image, the processed data must be written to an output image for verification purposes.

```
# (parameter WIDTH = 768,
HEIGHT = 512,
INFILE = "output.bmp",
                       BMP_HEADER_NUM = 54
         input HCLK,
input heyser,
input heyser,
input (7:0) DATA WRITE RO,
input (7:0) DATA WRITE GO,
input (7:0) DATA WRITE BO,
input (7:0) DATA WRITE BI,
input (7:0) DATA WRITE GI,
input (7:0) DATA WRITE GI,
input (7:0) DATA WRITE GI,
                                                                                                             // Reset active low
                                                                                                            // Reset active low

// Hsync pulse

// Red 8-bit data (odd)

// Green 8-bit data (odd)

// Blue 8-bit data (odd)

// Red 8-bit data (even)
                                                                                                                  Green 8-bit data (even)
           input [7:0] DATA WRITE B1,
                                                                                                             // Blue 8-bit data (even)
                                          Write_Done
integer BMP_header [0 : BMP_HEADER_NUM - 1];
reg [7:0] out_BMP [0 : WIDTH*HEIGHT*3 - 1];
reg [18:0] data_count;
                                                                                                             // BMP header
// Temporary memory for image
                                                                                                                  Counting data
 wire done;
                                                                                                             // done flag
 // counting variables
```

Fig -9: Image write module in Verilog.

The output file image is stored in the variable infile. An array is also been created for temporary image storage.

```
-----Header data for bmp image--
Windows BMP files begin with a 54-byte header:
```

Fig -10: Header data for BMP image.

Volume: 09 Issue: 04 | Apr 2022 www.irjet.net

e-ISSN: 2395-0056 p-ISSN: 2395-0072

The above is the code for a 54 byte header in Verilog. The bitmap image's header info is extremely significant. The written picture may not be shown appropriately if there is no header data.

```
65 // row and column counting for temporary memory of image
   always@(posedge HCLK, negedge HRESETn) begin
        if(!HRESETn) begin
68
            1 <= 0:
69
            m <= 0:
        end else begin
70
71
            if(hsync) begin
72
                if(m == WIDTH/2-1) begin
73
                    m <= 0;
74
                    1 \leftarrow 1 + 1; // count to obtain row index of the out BMP temporary memory to save image data
75
                end else begin
76
                    m \ll m + 1; // count to obtain column index of the out BMP temporary memory to save image data
79
80 end
```

Fig -11: Verilog Code for storing of temporary memory of image.

The above iterative loop is used for counting rows and column index for temporary memory to save image data.

4. RESULTS

Here are the simulation results produced by applying the operations outlined in Verilog HDL to an input image. The image given as an input is of the size 768x512. This image will first be given as an input to MATLAB. Then its hex file is generated which will be given as an input to the Verilog coding in Xilinx.



Fig -12: Original Input Bitmap image

Run the simulation, close the simulation and open the output image for checking the result. Followings are the output images which are processed by the selected operations in parameter.v.



Fig -13: Reduced Brightness Image output

We can see that the brightness has been reduced significantly. The code shown in fig 6 has done its role and subtracted the brightness from its original image and lowered it.



Fig-14: Inverted Image output.

For inverting operation the value must have been subtracted from 255 to reach this contrast level for the output image.



Fig -15: Threshold Image output.

Black and white is obtained after threshold operations. The threshold value obtained here was around 120 after the code was executed.

4. CONCLUSION.

The results obtained were promising. Verilog has the ability to manipulate RGB values without the need of any external library. With help of iterative loops and mathematical formulas the image processing operations were implemented successfully. It can be concluded that Verilog can also be used for image processing operations and can be directly used for coding at hardware level.



Volume: 09 Issue: 04 | Apr 2022 www.irjet.net p-ISSN: 2395-0072

REFERENCES

- [1] John C. Russ "Image Processing Handbook (sixthedition)", CRC Press, pp. 270-331, 2011.
- [2] Raman Maini, H. Aggarwal "A Comprehensive Review of Image enhancement Techniques", Journal of Computing, vol. 2, issue 3, ISSN 2151-9617, pp. 269-300, 2010.
- [3] Wilhelm Burger, Mark J. Burge "Principles of Digital Image Processing Fundamental Techniques", Undergraduate Topics in Computer ScienceK. Elissa, "Title of paper if known," unpublished.
- [4] Daggu Venkateshwar Rao, Shruti Patil, Naveen Anne Babu and V. Muthukumar - "Implementation and Evaluation of Image Processing Algorithms on Reconfigurable Architecture using C-based HardwareDescriptive Languages", International Journal of Theoretical and Applied Computer Sciences, Volume 1, Number 1, pp. 9–34, 2006
- [5] Wilhelm Burger, Mark J. Burge "Digital Image Processing – An Algorithmic Introduction Using Java", e-ISBN 978-3-540-30941-3, Springer, 2008
- [6] Priyanka S. Chikkali, K. Prabhushetty "FPGA based Image Edge Detector and Segmentation", International Journal of Advanced Engineering Sciences and Technologies, vol. no. 9, issue no.2, pp187- 192, ISSN 2230-7818, 2011
- [7] Raman Maini, H. Aggarwal "A Comprehensive Review of Image enhancement Techniques", Journal of Computing, vol. 2, issue 3, ISSN 2151-9617, pp. 269-300, 2010
- [8] Nick Efford "Digital Image Processing A Practical Introduction Using Java", pp. 103-132, 2000.
- [9] Iuliana CHIUCHISAN, Marius CERLINCA, Alin-Dan POTORAC, Adrian GRAUR "Stefan cel Mare" University of Suceava str. Universitatii nr.13, RO-720229 Suceava 20
- [10] A. Zuloaga, J.L. Martin, U. Bidarte, J.A. Ezquerra "VHDL test bench for digital image processing systems using a new image format", ECSI, 2007.
- [11] Xilinx, Inc.Xilinx 4 Software Manuals : Libraries Guide.
- [12] R.C.Gonzalez and R.E.Woods. "Digital Image Processing", prentice hall, ISBN 0-13-094659, pp. 1-142, 2002.
- [13] A. DeHon, "The Density Advantage of Reconfigurable Computing," IEEE Computer, vol. 33, pp. 41-49, 2000
- [14] Varsha S.Surwase and S.N.Pawar "Vlsi implementation of image processing algorithms on fpga", IJEEE volume 3,number 3 (2010), pp. 139-145.
- [15] S Patel, VV Dwivedi, YP Kosta, "A Parametric Characterization and Comparative Study of Okumura and Hata Propagation-loss-prediction Models for Wireless Environment", International Journal of Electronic Engineering Research, Vol. 2, No. 4
- [16] Sagar Patel, Rahul Patel and Jaymin Bhalani, "Performance Analysis & Implementation of different Modulation Techniques in Almouti MIMO Scheme with Rayleigh Channel", International Conference on Recent Trends in computing and Communication Engineering, April 2013
- [17] Jigar Kumar, Arpita Patel and Sagar Patel, "Multiuser MIMO Broadcast Channel Techniques",

InternationalResearch Journal of Engineering and Technology, Vol. 3, No. 2, Feb. 2016.

e-ISSN: 2395-0056