

## SE350 RTX LAB 1 - 1

P1A Fixed-Size Memory Pool Management

Irene Yiqing Huang
Electrical and Computer Engineering Department

#### Reading List

• Lab Manual

Section	Topics	
2.1	The API	Study
2.2	Memory Management	Study
3.1.1	The Null Process	Study
3.3.1	User-Level Test Processes	Study
4	RTX Initialization	Study
6.2	Memory Management FAQ	Skim
6.5	Interrupts FAQ	Skim

- OS: Three Easy Pieces Chapter 17
  - A good reference. Section "Embedding A Free List" is most relevant.
  - Not a required reading

#### P1 Basic Requirements & Assumptions

#### **Basic Requirements**

- Memory management (i.e., request/release memory blocks)
- Multiprogramming (processes)
- Pre-emptive and fixed priority scheduling

#### **Assumptions**

- All processes are known
  - created at start-up; know each other
- Processes are non-malicious





```
common.h
    #define FALSE
                                 0
    #define RTX ERR
    #define RTX OK
    #define NUM TEST PROCS
    /* Process Priority. The bigger
    #define MEDIUM
    #define LOWEST
    #define PRI NULL
    /* Memory Blocks Configuration
    #define MEM BLK SIZE
                                 128
    #define MEM NUM BLKS
                                 32
```

#### P1 Requirements: User API

 Memory Management: a memory pool which has fixed size of memory block and fixed number of memory blocks.

```
void *request_memory_block()
int release_memory_block(void *memory_block)
```

P1-A

Processor Management

```
int release_processor()
```

Process Priority Management

```
int set_process_priority(int process_id, int priority)
int get_process_priority(int process_id)
```



#### **Atomicity Concepts**

- RTOS primitives must execute indivisibly
- define private kernel function

atomic( on / off )

**Conceptual Only** 

- atomic(on): enables atomicity
   first executable statement in each primitive
- atomic(off): disables atomicity
   last executable statement in each primitive before 'RET'
- Often code in assembly

#### P1 Requirements: Processes

- Null Process
  - A system process which does nothing in an infinite loop. PID=0.
- Test Processes
  - Up to six test processes with PIDs = 1,2, ..., 6
  - User level processes, only calls the user APIs
- Initialization
  - Memory, system processes and user processes

All processes never terminate!

No new process created on the fly.

# Memory Pool - P1A

## Simple Memory Management

- A logical division of the main memory
- Main activity
  - Keep track of which blocks are free
- Design Constraints
  - Using the memory it manages for the meta-data.
  - Handling arbitrary request sequences
  - Making immediate responses to requests
  - Not modifying allocated blocks


	KAIVI
Low address	Block 1 - free
	Block 2 - used
High address	Block N - free

 $D \wedge N \wedge$ 

## LPC1768 Memory Map

0x2008 4000		
0x2007 C000	32 KiB	AHB SRAM (2 blocks of 16 KiB) (IRAM2)
0x1FFF 2000		Reserved
0x1FFF 0000	8 KiB	Boot ROM
0x1000 8000		Reserved
0x1000 0000	32 KiB	Local SRAM (IRAM1)
0x0008 0000		Reserved
0x0000 0000	512 KiB	On-chip flash


#### SIM Target Memory Area Configuration



## **Linker Configuration**

Options fo	or Target 'HelloWorld SIM'			×
Device   Targe	et Output Listing User C/C++ Asr	m Linker Debug	Utilities	
Make	nory Layout from Target Dialog  e RW Sections Position Independent e RO Sections Position Independent t Search Standard Libraries ort 'might fail' Conditions as Errors	X/O Base: R/O Base: R/W Base disable Warnings:	0x00000000 0x10000000	Edit
Misc controls Linker control string	cpu Cortex-M3 *.ostrictscatter ".\Objects\SIM\HelloWork	d.sct"		^ <b>&gt;</b>
	ОК	Cancel Def	aults	Help

#### **Example Flow Using ARM Development Tools**




## **Image Memory Layout**

- A simple image consists of:
  - read-only (RO) section
    - Code
    - RO-data
  - Read-write (RW) section
    - a read-write data section (RW-data)
    - a zero-initialized data section (ZI-data)


compiling uar	t_polling	.c		
linking				
linking Program Size:	Code=924	RO-data=220	RW-data=0	ZI-data=608
".\Objects\SI	M\HelloWo:	rld.axf" - 0	Error(s),	0 Warning(s)
Build Time Ela	apsed: 0	0:00:12		

	ZI-data	
	RW-data	RW Size
ROM Size	RO-data	
	Code	RO Size


#### **Image Execution View**




#### IRAM1 Memory Execution View – SIM Target




#### **RAM Target Memory Area Configuration**



#### IRAM1 Memory Execution View – RAM Target



#### **IRAM2 Memory Execution View**




#### End Address of the Image

Linker defined symbol Image\$\$RW\_IRAM1\$\$ZI\$\$Limit


```
extern unsigned int Image$$RW_IRAM1$$ZI$$Limit;
unsigned int free_mem = (unsigned int) &Image$$RW_IRAM1$$ZI$$Limit;
```

## Fixed Size Memory Pool



#### Memory Block Data Structure

Linked list implementation of a queue



- Other implementations
- The caller turns the memory block to the proper data structure by casting.

#### Memory Block Data Structure

A generic memory block data structure

```
struct mem_blk {
    unsigned int mem_blk *next;
    /* other kernel pointers */
};
```

- No memory region variable(s) in the structure?
  - The size of each memory block and the number of memory blocks are configured with global constants at compile time (see common.h)
  - The list of free blocks is created during initialization phase.

#### **Memory Allocation**

A non-blocking memory allocator

```
void *k_request_memory_block_nb() {
    atomic(on)
    search for a free memory block in the pool;
    if (no memory block is available)
        return NULL;
    else
        update the data structure;
        return a pointer to the memory block;
    atomic(off)
}
```

• You will need this one for the i-processes in P2

#### Memory Allocation Cont'd

• A **blocking** memory allocator

```
void * k_request_memory_block() {
       atomic(on)
       ptr = k_request_memory_block_nb();
       while (ptr is null) {
              put the PCB on blocked_memory_q
               set the PCB state to BLOCKED_ON_RESOURCE
               scheduler()
               process_switch()
               update ptr accordingly
       atomic(off)
       return ptr;
```

#### **Memory Deallocator**

Note this may cause preemption to happen.

```
int *k_release_memory_block(void *mem_blk) {
       atomic(on)
       if (mem_blk is invalid)
               return ERROR_CODE
       if (blocked on memory resource q is empty) {
               put the mem_blk to free_memory queue/list
       else
               dequeue a blocked-on-memory PCB
               handle process ready(PCB)
               assign the mem_blk to the PCB
               scheduler()
               process_switch()
       atomic(off)
       return SUCCESS CODE
```

#### Initialization

- What operations need to be carried out at start-up?
- Initialize all hardware, incl.
  - Board system Initialization
  - Memory mapping (memory allocation for mem blocks and stacks...)
  - Interrupts (hardware and software: vector table & traps )
  - Serial port(s) and timer(s)
- Create all kernel data structures
  - PCBs (status=ready), queues...
  - Place PCBs into respective queues

#### Pointer Arithmetic

Operation is in the unit of the size of the object the pointer points to.

```
int *p = 0;
unsigned int n = sizeof(int);
p++;
```

• p will be 4 on LPC1768. NOT 1!


#### The size of Operator

- The size of (struct padding) is not 7, it is 8.
- Compiler adds padding.

```
sizeof(struct padding)
sizeof(int) + sizeof(char) + sizeof (short)
```

• Little Endian

```
struct padding {
    int
             X;
    char
             C;
    short
             n;
};
```



High Address

#### Summary

- Study the starter code
- Create your generic linked list queue
- Create non-blocking memory allocator/deallocator

#### References

- 1. Yiu, Joseph, *The Definite Guide to the ARM Cortex-M3*, 2009
- 2. ARM Compilation Tools Version 5.0 Developer Guide
- 3. ARM Software Development Toolkit Version 2.50 Reference Guide
- 4. LPC17xx User's Manual
- 5. Software Interface Standard for Arm Cortex-based Microcontrollers, CMSIS Version 5.7.0

# Thank you!

Electrical and Computer Engineering Department