

UNIVERSITÀ DI PISA

CORDIC: Cartesian to Polar Coordinate Transformation

Contents

1	Introduction	3
	1.1 Specification	. 3
	1.2 Circuit Applications	. 3
2	Architecture	4
	2.1 Data Representation	. 4
3	VHDL code	6
	3.1 Cordic	. 6
4	Verification and testing	12
	4.1 Testbench	. 12
5	Synthesis and Implementation	15
	5.1 Vivado Design flow	. 15
	5.2 RTL	. 15
	5.3 RTL Elaboration	. 15
	5.4 Synthesis and Implementation	. 15
6	Vivado results	16
	6.1 Critical Path	. 16
	6.2 Utilization Report	. 16
	6.3 Power Report	
7	Final considerations	17

1 Introduction

1.1 Specification

It is required to design a digital circuit for implementing the transformation from cartesian coordinates into polar coordinates using the CORDIC algorithm in Vectoring mode. It is implemented with these recursive equations:

$$x_{i+1} = x_i - y_i \cdot d_i \cdot 2^{-i}$$

$$y_{i+1} = y_i + x_i \cdot d_i \cdot 2^{-i}$$

$$z_{i+1} = z_i - d_i \cdot \arctan(2^{-i})$$

where $d_i = -1$ if $y_i > 0$, +1 otherwise. After n iterations, the equations converge to:

$$x_n = A_n \cdot \sqrt{x_0^2 + y_0^2}$$

$$y_n = 0$$

$$z_n = z_0 + \arctan\left(\frac{y_0}{x_0}\right)$$

$$A_n = \prod_{i=0}^n \sqrt{1 + 2^{-2i}}$$

1.2 Circuit Applications

2 Architecture

By default, the CORDIC algorithm converges only for input angles within the range $(-99.7^{\circ}, 99.7^{\circ})$. To address this limitation and enable the algorithm to handle arbitrary input angles, we introduced an **initial correction step**. This step adjusts the input angle to bring it into the principal range of the algorithm. The adjustment ensures that the CORDIC algorithm works seamlessly for all input angles, not just those within the default convergence range.

$$x_0 = -y_{\text{input}} \cdot d_{\text{input}}$$
$$y_0 = x_{\text{input}} \cdot d_{\text{input}}$$
$$z_0 = -\frac{\pi}{2} \cdot d_{\text{input}}$$

Additionally, since the iterative process of the CORDIC algorithm introduces a scaling factor A_n , we normalize the final result by dividing ρ (the magnitude) by A_n .

2.1 Data Representation

To implement the CORDIC algorithm, we used fixed-point arithmetic for the input and intermediate values. Specifically:

- For x, y, ρ we used 16-bit fixed-point representation with 8 bits allocated for the fractional part.
- For z and θ we used a 16-bit fixed-point representation with 13 bits allocated for the fractional part. This decision was made because they always lie within the range $[-\pi, \pi]$, and the additional fractional bits ensure high angular precision.
- For the intermediate calculations a 24-bit representation was used to minimize truncation errors during the iterative process.
- All the inputs and the outputs are limited to 16 bits due to the I/O pin constraints of the Zybo board, which restricts the width of the data buses and necessitate uniform bit-width for inputs and outputs.

The number of iterations for the CORDIC algorithm was set to 16, which is the maximum usable number given the fixed-point representation of the inputs. This

ensures the highest level of precision achievable within the given constraints while avoiding overflow or underflow issues.

3 VHDL code

3.1 Cordic

```
LIBRARY ieee;
   USE ieee.std_logic_1164.ALL;
   USE ieee.numeric_std.ALL;
   ENTITY CORDIC IS
       GENERIC (
6
           N : POSITIVE := 20;
           ITERATIONS : POSITIVE := 16;
           ITER_BITS : POSITIVE := 4
9
       );
       PORT (
11
           clk : IN STD_LOGIC;
12
           rst : IN STD LOGIC;
           x : IN STD_LOGIC_VECTOR(N - 1 DOWNTO 0);
14
           y : IN STD LOGIC VECTOR(N - 1 DOWNTO 0);
15
           start : IN STD LOGIC;
16
           rho : OUT STD LOGIC VECTOR(N - 1 DOWNTO 0);
17
           theta : OUT STD_LOGIC_VECTOR(N - 1 DOWNTO 0);
18
           valid : OUT STD_LOGIC
19
       );
20
   END ENTITY;
22
23
   ARCHITECTURE behavioral OF CORDIC IS
24
25
       -- CONSTANT k : SIGNED(N - 1 DOWNTO 0) :=
26
        \rightarrow to_signed(1304065748, N); -- 1/(Gain factor) multiplied by

→ 2^N-1

       CONSTANT k : SIGNED(N - 1 DOWNTO 0) :=
27
        \rightarrow to_signed(INTEGER(0.6072529351031394 * (2 ** (N - 2))), N);
        \rightarrow -- todo documentare meglio il N-2 (vivado si lamenta)
        → ((probabilmente per la dimensione massima degli integer))
       CONSTANT HALF PI : SIGNED(N - 1 DOWNTO 0) :=
28
        \rightarrow to signed(INTEGER(1.570796327 * (2 ** (N - 3))), N); --
        \rightarrow todo documentare meglio il N-3
29
```

```
-- internal registers
30
       SIGNAL x_t : SIGNED(N - 1 DOWNTO 0);
31
       SIGNAL y_t : SIGNED(N - 1 DOWNTO 0);
32
       SIGNAL z t : SIGNED(N - 1 DOWNTO 0);
34
       SIGNAL x out : STD LOGIC VECTOR(N - 1 DOWNTO 0);
35
       SIGNAL z_out : STD_LOGIC_VECTOR(N - 1 DOWNTO 0);
37
       SIGNAL address : STD LOGIC VECTOR(ITER BITS - 1 DOWNTO 0);
38
       SIGNAL atan_out : STD_LOGIC_VECTOR(N - 1 DOWNTO 0);
39
40
       SIGNAL sign : STD_LOGIC;
41
42
       -- atan table
43
       COMPONENT ATAN LUT IS
           PORT (
45
                address : IN STD LOGIC VECTOR(ITER BITS - 1 DOWNTO 0);
46
                lut_out : OUT STD_LOGIC_VECTOR(N - 1 DOWNTO 0)
47
           );
48
       END COMPONENT;
49
50
       -- state type and registers
51
       TYPE state_t IS (WAITING, FIX_STEP, COMPUTING, FINISHED);
       SIGNAL current_state : state_t;
53
54
       SIGNAL counter : UNSIGNED(ITER BITS - 1 DOWNTO 0);
56
   BEGIN
57
       -- ISTANTIATE ALL COMPONENTS
59
61
       -- output assignment
62
       rho <= x out;</pre>
       theta <= z out;
64
65
       -- sign bit
       sign <= '0' WHEN y t > 0 ELSE
67
           '1';
68
69
       -- atan table
70
       -- todo probably needs fix (next clock)
71
       atan_lut_inst : ATAN_LUT
72
       PORT MAP(
73
           address => address,
           lut_out => atan_out
75
       );
76
       -- atan table address
78
       address <= STD_LOGIC_VECTOR(counter);</pre>
80
```

```
-- todo decidere se tenere o togliere gli assegnamenti
81
         \hookrightarrow stupidi
         -- todo forse z dovrebbe avere solo 2 bit interi e il resto
82
         \hookrightarrow frazionari
         -- aggiustare meglio spiegazione e codice per i 29 bit di
83
         \rightarrow atan
84
         -- control part
85
         controllo : PROCESS (clk, rst)
86
         BEGIN
87
             IF (rising_edge(clk)) THEN
88
                  IF rst = '1' THEN
90
                       current state <= WAITING;</pre>
91
                  ELSE
93
                       CASE current_state IS
94
95
                            WHEN WAITING =>
96
                                 IF start = '1' THEN
                                      current_state <= FIX_STEP;</pre>
98
                                 ELSE
99
                                      current_state <= WAITING;</pre>
100
                                 END IF;
101
102
                            WHEN FIX STEP =>
103
                                 current_state <= COMPUTING;</pre>
104
105
                            WHEN COMPUTING =>
106
                                 IF counter = ITERATIONS - 1 THEN
107
                                      current state <= FINISHED;</pre>
108
                                 ELSE
109
                                      current_state <= COMPUTING;</pre>
110
                                 END IF;
111
112
                            WHEN FINISHED =>
113
                                 current state <= WAITING;</pre>
114
                            WHEN OTHERS =>
115
                                 current_state <= WAITING;</pre>
116
117
                       END CASE;
118
                  END IF;
119
             END IF;
120
        END PROCESS;
121
122
         -- operation part
123
         operativa : PROCESS (clk, rst)
124
         BEGIN
125
             IF (rising_edge(clk)) THEN
126
127
                  IF rst = '1' THEN
128
```

```
valid <= '0';</pre>
129
                        -- Non utili
130
                       x out <= (OTHERS => '0');
131
                       z_{out} \leftarrow (OTHERS \Rightarrow '0');
132
                       counter <= (OTHERS => '0');
133
                       x_t \leftarrow (OTHERS => '0');
134
                       y_t \ll (OTHERS => '0');
135
                       z t \leftarrow (OTHERS => '0');
136
                  ELSE
137
138
                        -- Default assignment
139
                       -- todo vedere se tenere o togliere
140
                       x_t \leftarrow (OTHERS => '-');
141
                       y t <= (OTHERS => '-');
142
                       z t <= (OTHERS => '-');
                       x out <= (OTHERS => '-');
144
                       z_out <= (OTHERS => '-');
145
                       counter <= (OTHERS => '-');
146
147
                       CASE current state IS
148
                            WHEN WAITING =>
149
150
                                 x_t \le signed(x);
151
                                 y_t <= signed(y);</pre>
152
                                 z t \le t signed(0, N);
153
                                 valid <= '1';</pre>
                                 x_out <= x_out;</pre>
155
                                 z out <= z out;</pre>
156
157
                            WHEN FIX STEP =>
158
                                 IF sign = '0' THEN
159
                                      x_t <= y_t;
160
                                      y_t <= -x_t;
161
                                      z_t \le z_t + HALF PI;
                                 ELSE
163
                                      x_t <= - y_t;
164
                                      y_t <= x_t;
165
                                      z_t \le z_t - HALF_PI;
166
                                 END IF;
167
168
                                 valid <= '0';</pre>
169
                                 counter <= (OTHERS => '0');
170
171
                            WHEN COMPUTING =>
172
                                 IF sign = '1' THEN
173
                                      -- x_t <= x_t - y_t/(2 **
174

→ to integer(counter));
                                      x_t <= x_t - shift_right(y_t,</pre>
175

→ to_integer(counter));
                                      -- y_t <= y_t + x_t/(2 **
176
                                       → to_integer(counter));
```

```
y_t <= y_t + shift_right(x_t,</pre>
177

→ to_integer(counter));
                                     z_t <= z_t - signed(atan_out);</pre>
178
                                ELSE
                                      -- x_t <= x_t + y_t/(2 **
180

    to_integer(counter));
                                     x_t <= x_t + shift_right(y_t,</pre>
181

→ to_integer(counter));
                                      -- y t \le y t - x t/(2 **
182

→ to_integer(counter));
                                     y_t <= y_t - shift_right(x_t,</pre>
183

→ to_integer(counter));
                                     z_t <= z_t + signed(atan_out);</pre>
184
                                END IF;
185
                                 counter <= counter + 1;</pre>
187
                                 valid <= '0';</pre>
188
189
                            WHEN FINISHED =>
190
                                 -- x out <=
191
                                 → STD_LOGIC_VECTOR(resize(shift_right(x_t
                                 \rightarrow * k , N-2),N);
                                x out <= STD LOGIC VECTOR(resize(x t * k/(2</pre>
192
                                 \rightarrow ** (N - 2)), N));
                                 -- x out <= STD LOGIC VECTOR(x t);
193
                                 z_out <= STD_LOGIC_VECTOR(z_t);</pre>
194
                                 valid <= '1';</pre>
195
                       END CASE;
196
                  END IF;
197
             END IF;
198
199
        END PROCESS;
200
   END ARCHITECTURE;
201
```

Listing 3.1: CORDIC.vhd

```
library IEEE;
  use IEEE.std logic 1164.all;
3
  use IEEE.numeric_std.all;
  ENTITY ATAN_LUT is
6
     port (
7
       address : in std_logic_vector(3 downto 0);
8
       lut out : out std_logic_vector(19 downto 0)
9
     );
10
  end entity;
11
12
  architecture rtl of ATAN_LUT is
13
14
   type LUT_t is array (natural range 0 to 15) of integer;
```

```
constant LUT: LUT_t := (
       0 \Rightarrow 102943,
17
       1 \Rightarrow 60771,
18
       2 \Rightarrow 32109,
      3 \Rightarrow 16299
20
      4 \Rightarrow 8181,
       5 \Rightarrow 4094,
       6 \Rightarrow 2047,
23
      7 \Rightarrow 1023
^{24}
      8 \Rightarrow 511,
^{25}
      9 \Rightarrow 255,
26
      10 \Rightarrow 127,
       11 => 63,
28
       12 \implies 31,
29
       13 => 15,
      14 \Rightarrow 7
31
       15 => 3
32
         );
33
34
    begin
35
36
   PROCESS (address)
37
    BEGIN
38
       lut_out <=
39
       → STD_LOGIC_VECTOR(to_signed(LUT(to_integer(unsigned(address))),

→ 20));
    END PROCESS;
40
41
    end architecture;
```

Listing 3.2: ATAN_LUT.vhd

4 Verification and testing

4.1 Testbench

```
LIBRARY IEEE;
   USE IEEE.STD LOGIC 1164.ALL;
  USE IEEE.NUMERIC_STD.ALL;
   USE ieee.math_real.ALL;
   ENTITY CORDIC_TB IS
6
       GENERIC (
           N : POSITIVE := 20;
           floating : INTEGER := 10
9
   END CORDIC_TB;
11
12
   ARCHITECTURE Behavioral OF CORDIC TB IS
       -- Component declaration for CORDIC
14
15
       COMPONENT CORDIC
16
           PORT (
17
               clk : IN STD_LOGIC;
18
               rst : IN STD_LOGIC;
19
               x : IN STD_LOGIC_VECTOR(N - 1 DOWNTO 0);
20
               y : IN STD_LOGIC_VECTOR(N - 1 DOWNTO 0);
               start : IN STD LOGIC;
22
               rho : OUT STD LOGIC VECTOR(N - 1 DOWNTO 0);
23
               theta : OUT STD_LOGIC_VECTOR(N - 1 DOWNTO 0);
               valid : OUT STD_LOGIC
25
           );
26
       END COMPONENT;
28
       -- Signals for CORDIC inputs and outputs
29
30
       SIGNAL clk : STD LOGIC := '0';
31
       SIGNAL reset : STD LOGIC := '0';
       SIGNAL x : STD_LOGIC_VECTOR(N - 1 DOWNTO 0) := (OTHERS => '0');
33
       SIGNAL y : STD_LOGIC_VECTOR(N - 1 DOWNTO 0) := (OTHERS => '0');
34
       SIGNAL start : STD_LOGIC := '0';
35
       SIGNAL rho : STD_LOGIC_VECTOR(N - 1 DOWNTO 0);
36
```

4.1. TESTBENCH

```
SIGNAL theta : STD_LOGIC_VECTOR(N - 1 DOWNTO 0);
37
       SIGNAL valid : STD_LOGIC := '0';
38
39
       SIGNAL run_simulation : STD_LOGIC := '1';
41
       -- Clock period definition
42
       CONSTANT T_clk : TIME := 10 ns;
44
       -- Coordinate type
45
       TYPE Coordinate IS RECORD
           x : real;
47
           y : real;
48
       END RECORD;
49
       CONSTANT n coordinates : NATURAL := 6;
50
51
       TYPE CoordinateArray IS ARRAY (0 TO n_coordinates - 1) OF
52

→ Coordinate;

53
       -- Array of coordinates to test
54
       CONSTANT Coordinates : CoordinateArray := (
56
            (1.0, 0.0),
57
            (10.0, 10.0),
            (0.1, 3.0),
59
            (-0.1, -4.0),
60
            (-1.0, 1.0),
61
            (-1.0, 0.0)
62
63
       );
64
   BEGIN
65
       -- Instantiate the CORDIC component
       cordic inst : CORDIC
67
       PORT MAP (
68
           clk => clk,
           rst => reset,
70
           x => x,
71
           y => y,
72
           start => start,
73
           rho => rho,
74
           theta => theta,
75
           valid => valid
76
       );
78
       -- todo fix behavior if cordic is not ready / does not work
79
       clk <= (NOT(clk) AND run simulation) AFTER T clk / 2;</pre>
81
       -- Stimulus process
82
       STIMULI : PROCESS
            VARIABLE i : INTEGER := 0;
84
       BEGIN
85
           reset <= '1';
86
```

4.1. TESTBENCH 14

```
start <= '0';
87
            WAIT FOR 2 * T_clk;
88
89
            reset <= '0';
91
            FOR i IN 0 TO n_coordinates - 1 LOOP
92
                 IF valid = '0' THEN
94
                     WAIT UNTIL valid = '1';
95
                 END IF;
97
                 x <=

→ STD_LOGIC_VECTOR(to_signed(INTEGER(Coordinates(i).x))
                 → * 2.0 ** floating), N));
                 y <=

→ STD_LOGIC_VECTOR(to_signed(INTEGER(Coordinates(i).y))

                 → * 2.0 ** floating), N));
                 start <= '1';
100
101
                 WAIT FOR 5 * T clk;
102
103
                 start <= '0';
104
105
                 IF valid = '0' THEN
106
                     WAIT UNTIL valid = '1';
107
                 END IF;
108
109
                 wait for 10 * T_clk;
110
111
            END LOOP;
112
113
114
            run_simulation <= '0';
115
116
            WAIT;
117
        END PROCESS;
118
   END ARCHITECTURE;
```

Listing 4.1: CORDIC_tb.vhd

5 Synthesis and Implementation

- 5.1 Vivado Design flow
- 5.2 RTL
- 5.3 RTL Elaboration
- 5.4 Synthesis and Implementation

6 Vivado results

- 6.1 Critical Path
- 6.2 Utilization Report
- 6.3 Power Report

7 Final considerations