

## UNIVERSITÀ DI PISA

### CORDIC: Cartesian to Polar Coordinate Transformation

### Indice

1	Introduction			
	1.1 Spe	cification	3	
	1.2 Circ	cuit Applications	3	
2	Archited	Architecture		
	2.1 Dat	a Representation	4	
3	VHDL code 5			
	3.1 Cor	dic	5	
4	Verificat	tion and testing	10	
	4.1 Test	bench	10	
5	Synthes	Synthesis and Implementation 1		
	5.1 Viva	ado Design flow	11	
	5.2 RTI		11	
	5.3 RTI	Elaboration	11	
	5.4 Syn	thesis and Implementation	11	
6	Vivado results		12	
	6.1 Crit	ical Path	12	
	6.2 Util	ization Report	12	
	6.3 Pow	ver Report	12	
7	Final co	nsiderations	13	

### 1 Introduction

- 1.1 Specification
- 1.2 Circuit Applications

### 2 Architecture

2.1 Data Representation

### 3 VHDL code

#### 3.1 Cordic

```
LIBRARY ieee;
   USE ieee.std_logic_1164.ALL;
   USE ieee.numeric_std.ALL;
   ENTITY CORDIC IS
       GENERIC (
6
           N : POSITIVE := 20;
           ITERATIONS : POSITIVE := 16;
           ITER_BITS : POSITIVE := 4
9
       );
       PORT (
11
           clk : IN STD_LOGIC;
12
           rst : IN STD LOGIC;
           x : IN STD_LOGIC_VECTOR(N - 1 DOWNTO 0);
14
           y : IN STD LOGIC VECTOR(N - 1 DOWNTO 0);
15
           start : IN STD LOGIC;
16
           rho : OUT STD LOGIC VECTOR(N - 1 DOWNTO 0);
17
           theta : OUT STD_LOGIC_VECTOR(N - 1 DOWNTO 0);
18
           valid : OUT STD_LOGIC
19
       );
20
   END ENTITY;
22
23
   ARCHITECTURE behavioral OF CORDIC IS
24
25
       -- CONSTANT k : SIGNED(N - 1 DOWNTO 0) :=
26
        \rightarrow to_signed(1304065748, N); -- 1/(Gain factor) multiplied by

→ 2^N-1

       CONSTANT k : SIGNED(N - 1 DOWNTO 0) :=
27
        \rightarrow to_signed(INTEGER(0.6072529351031394 * (2 ** (N - 2))), N);
        \rightarrow -- todo documentare meglio il N-2 (vivado si lamenta)
        → ((probabilmente per la dimensione massima degli integer))
       CONSTANT HALF PI : SIGNED(N - 1 DOWNTO 0) :=
28
        \rightarrow to signed(INTEGER(1.570796327 * (2 ** (N - 3))), N); --
        \rightarrow todo documentare meglio il N-3
29
```

```
-- internal registers
30
       SIGNAL x_t : SIGNED(N - 1 DOWNTO 0);
31
       SIGNAL y_t : SIGNED(N - 1 DOWNTO 0);
32
       SIGNAL z t : SIGNED(N - 1 DOWNTO 0);
34
       SIGNAL x out : STD LOGIC VECTOR(N - 1 DOWNTO 0);
35
       SIGNAL z_out : STD_LOGIC_VECTOR(N - 1 DOWNTO 0);
37
       SIGNAL address : STD LOGIC VECTOR(ITER BITS - 1 DOWNTO 0);
38
       SIGNAL atan_out : STD_LOGIC_VECTOR(N - 1 DOWNTO 0);
39
40
       SIGNAL sign : STD_LOGIC;
41
42
       -- atan table
43
       COMPONENT ATAN LUT IS
           PORT (
45
                address : IN STD LOGIC VECTOR(ITER BITS - 1 DOWNTO 0);
46
                lut_out : OUT STD_LOGIC_VECTOR(N - 1 DOWNTO 0)
47
           );
48
       END COMPONENT;
49
50
       -- state type and registers
51
       TYPE state_t IS (WAITING, FIX_STEP, COMPUTING, FINISHED);
       SIGNAL current_state : state_t;
53
54
       SIGNAL counter : UNSIGNED(ITER BITS - 1 DOWNTO 0);
56
   BEGIN
57
       -- ISTANTIATE ALL COMPONENTS
59
61
       -- output assignment
62
       rho <= x out;</pre>
       theta <= z out;
64
65
       -- sign bit
       sign <= '0' WHEN y t > 0 ELSE
67
           '1';
68
69
       -- atan table
70
       -- todo probably needs fix (next clock)
71
       atan_lut_inst : ATAN_LUT
72
       PORT MAP(
73
           address => address,
           lut_out => atan_out
75
       );
76
       -- atan table address
78
       address <= STD_LOGIC_VECTOR(counter);</pre>
80
```

```
-- todo decidere se tenere o togliere gli assegnamenti
81
         \hookrightarrow stupidi
         -- todo forse z dovrebbe avere solo 2 bit interi e il resto
82
         \hookrightarrow frazionari
         -- aggiustare meglio spiegazione e codice per i 29 bit di
83
         \rightarrow atan
84
         -- control part
85
         controllo : PROCESS (clk, rst)
86
         BEGIN
87
             IF (rising_edge(clk)) THEN
88
                  IF rst = '1' THEN
90
                       current state <= WAITING;</pre>
91
                  ELSE
93
                       CASE current_state IS
94
95
                            WHEN WAITING =>
96
                                 IF start = '1' THEN
                                      current_state <= FIX_STEP;</pre>
98
                                 ELSE
99
                                      current_state <= WAITING;</pre>
100
                                 END IF;
101
102
                            WHEN FIX STEP =>
103
                                 current_state <= COMPUTING;</pre>
104
105
                            WHEN COMPUTING =>
106
                                 IF counter = ITERATIONS - 1 THEN
107
                                      current state <= FINISHED;</pre>
108
                                 ELSE
109
                                      current_state <= COMPUTING;</pre>
110
                                 END IF;
111
112
                            WHEN FINISHED =>
113
                                 current state <= WAITING;</pre>
114
                            WHEN OTHERS =>
115
                                 current_state <= WAITING;</pre>
116
117
                       END CASE;
118
                  END IF;
119
             END IF;
120
        END PROCESS;
121
122
         -- operation part
123
         operativa : PROCESS (clk, rst)
124
         BEGIN
125
             IF (rising_edge(clk)) THEN
126
127
                  IF rst = '1' THEN
128
```

```
valid <= '0';</pre>
129
                        -- Non utili
130
                       x out <= (OTHERS => '0');
131
                       z_{out} \leftarrow (OTHERS \Rightarrow '0');
132
                       counter <= (OTHERS => '0');
133
                       x_t \leftarrow (OTHERS => '0');
134
                       y_t \ll (OTHERS => '0');
135
                       z t \leftarrow (OTHERS => '0');
136
                  ELSE
137
138
                        -- Default assignment
139
                       -- todo vedere se tenere o togliere
140
                       x_t \leftarrow (OTHERS => '-');
141
                       y t <= (OTHERS => '-');
142
                       z t <= (OTHERS => '-');
                       x out <= (OTHERS => '-');
144
                       z_out <= (OTHERS => '-');
145
                       counter <= (OTHERS => '-');
146
147
                       CASE current state IS
148
                            WHEN WAITING =>
149
150
                                 x_t \le signed(x);
151
                                 y_t <= signed(y);</pre>
152
                                 z t \le to signed(0, N);
153
                                 valid <= '1';</pre>
                                 x_out <= x_out;</pre>
155
                                 z out <= z out;</pre>
156
157
                            WHEN FIX STEP =>
158
                                 IF sign = '0' THEN
159
                                      x_t <= y_t;
160
                                      y_t <= -x_t;
161
                                      z_t \le z_t + HALF PI;
                                 ELSE
163
                                      x_t <= - y_t;
164
                                      y_t <= x_t;
165
                                      z_t \le z_t - HALF_PI;
166
                                 END IF;
167
168
                                 valid <= '0';</pre>
169
                                 counter <= (OTHERS => '0');
170
171
                            WHEN COMPUTING =>
172
                                 IF sign = '1' THEN
173
                                      -- x_t <= x_t - y_t/(2 **
174

→ to integer(counter));
                                      x_t <= x_t - shift_right(y_t,</pre>
175

→ to_integer(counter));
                                      -- y_t <= y_t + x_t/(2 **
176
                                       → to_integer(counter));
```

```
y_t <= y_t + shift_right(x_t,</pre>
177

→ to_integer(counter));
                                     z_t <= z_t - signed(atan_out);</pre>
178
                                ELSE
                                      -- x_t <= x_t + y_t/(2 **
180

→ to_integer(counter));
                                     x_t <= x_t + shift_right(y_t,</pre>
181

→ to_integer(counter));
                                     -- y t \le y t - x t/(2 **
182

→ to_integer(counter));
                                     y_t <= y_t - shift_right(x_t,</pre>
183

→ to_integer(counter));
                                     z_t <= z_t + signed(atan_out);</pre>
184
                                END IF;
185
                                counter <= counter + 1;</pre>
187
                                valid <= '0';</pre>
188
189
                            WHEN FINISHED =>
190
                                -- x_out <=
191
                                 → STD_LOGIC_VECTOR(resize(shift_right(x_t)
                                 \rightarrow * k , N-2),N);
                                x_out <= STD_LOGIC_VECTOR(resize(x_t * k/(2</pre>
192
                                 \rightarrow ** (N - 2)), N));
                                -- x out <= STD LOGIC VECTOR(x t);
193
                                z_out <= STD_LOGIC_VECTOR(z_t);</pre>
194
                                valid <= '1';</pre>
195
                       END CASE;
196
                  END IF;
197
             END IF;
198
199
        END PROCESS;
200
    END ARCHITECTURE;
201
```

Codice 3.1: Esempio di SSB

# 4 Verification and testing

4.1 Testbench

### 5 Synthesis and Implementation

- 5.1 Vivado Design flow
- 5.2 RTL
- 5.3 RTL Elaboration
- 5.4 Synthesis and Implementation

### 6 Vivado results

- 6.1 Critical Path
- 6.2 Utilization Report
- 6.3 Power Report

### 7 Final considerations