

深圳维盛半导体科技有限公司

VS12L08A 参考手册





1 PRODUCT OVERVIEW

1.1 FEATURES

♦ Support I2C/SPI slave communication

♦ Built-in four LED Matrix Types

◆ LED Matrix Type-1

Achieve 9x8+9x8 LED matrix by CA1~CA9 and CB1~CB9.

Maximum to 144 LEDs are supported.

Maximum to 36 anode RGB LEDs are supported.

Maximum to 36 cathode RGB LEDs are supported.

♦ LED Matrix Type-2

Achieve 12x12 LED matrix by CA1~CA9 and CB1~CB4.

Maximum to 144 LEDs are supported.

Maximum to 40 anode RGB LEDs are supported.

Maximum to 41 cathode RGB LEDs are supported.

♦ LED Matrix Type-3

Achieve 16x16 LED matrix by CA1~CA9 and CB1~CB8 Maximum to 256 LEDs are supported.

Maximum to 75 anode RGB LEDs are supported. Maximum to 75 cathode RGB LEDs are supported.

♦ LED Matrix Type-4

Achieve conventional COM x SEG (12x12) LED matrix by CA1~CA9, CB1~CB9, and CC1~CC6.

Maximum to 144 LEDs are supported.

Maximum to 48 anode RGB LEDs are supported.

Maximum to 48 cathode RGB LEDs are supported.

LED Controls

Each LED has the on/off control.

Each LED has the blink enable/disable control.

Each LED has the 8-bit programmable PWM duty.

Each LED has the open/short detection status.

Each LED has the anti-forward control (Vaf) to

prevent the ghost LED effects.

Each LED has the +/-6% current fine tune control. Support global 8mA~40mA constant current source control.

♦ MPWM IO (CA1~CA9, CB1~CB9, and CC1~CC6)

Each MPWM IO has sink current of 320mA.

Each MPWM IO supports staggered delay.

Each MPWM IO supports slew rate control.

Each MPWM IO except CC1~CC6 has the precise

current skew under +/-2%.

Current skew between chips is under +/-2%.

System Clock Synchronization for cascaded LED drivers

Support SYNC output in master mode. Support SYNC input in slave mode.

♦ I2C Slave

Maximum to 400KHz

Support four auto-selective slave addresses by which AD pin is connected to. (VDD/VSS/SCL/SDA)

♦ SPI Slave

Maximum to 2.4MHz

♦ Matrix Control Engine

Support Type 1~4 matrixes by register setting.

The frame time depending on Matrix Type has different phase number.

Type-1 has the frame time 1098us including 9 phases. Type-2 and Type-4 have the frame time 1464us including 12 phases.

Type-3 has the frame time 1952us including 16 phases.

Each phase includes the PWM duty time 107us and the blanking time 15us.

Support auto-breath control.

Support auto-blink control.

Support Audio-IN synchronous to auto-brightness control.

♦ Audio In Gain Control

Support register configurable gain for Audio-IN: 0dB, 3dB, 6dB, 9dB, 12dB, 15dB, 18dB, and 21dB. Support auto-gain control.

▲ Thermal Detection

Support thermal shutdown at 150 $^{\circ}\!\mathbb{C}$ Support thermal flag at 70 $^{\circ}\!\mathbb{C}$

♦ Power Modes

Normal Mode Software power down mode Hardware power down mode.


◆ Package

QFN28.



1.2 PIN ASSIGNMENT

VS12L08A (QFN 28pins): I2C Interface



1.3 PIN DESCRIPTIONS

PIN NAME	TYPE	DESCRIPTION	
VDD, VSS	Р	Power supply input pin for digital and analog circuit. Power supply input pin for digital and analog circuit. Power supply input pins for digital and analog circuit.	
MSEL	I	Mode selection pin for I2C or SPI interface. Input only pin. MSEL = 0 : I2C, pMSEL = 1 : SPI.	
SDB	Schmitt trigger structure as input mode with internal pull-down resistor. Shutdown the chip when pull to low.		
SYNC	I/O	Clock synchronous input or output pin. Schmitt trigger structure as input mode.	
R_EXT/CS		R_EXT: Input only with internal pull down resistor in I2C mode. No external pull-down resistor is required. CS: Slave chip select input pin in SPI mode. Low active. Schmitt trigger structure as input mode.	
C FILT	0	Used for filter audio-in noise.	
AGCIN	I	Audio-IN Input.	
AD/MISO AD: I2C slave address sele		AD: I2C slave address selection pin. Schmitt trigger structure as input mode. MISO: SPI Master-Input-Slave-Output pin.	
SDA/MOSI SDA: I2C compatible serial data pin. Open drain IO. Schmitt trigger structure		SDA: I2C compatible serial data pin. Open drain IO. Schmitt trigger structure as input mode. MOSI: SPI Master-Output-Slave-Input pin. Schmitt trigger structure as input mode.	
I SCL/SCK I I/O		SCL: I2C compatible serial clock pin. Open drain IO. Schmitt trigger structure as input mode. SCK: SPI Clock input pin. Schmitt trigger structure as input mode.	
CA1~CA9	0	PWM IO with sink 320mA and constant current source.	
CB1~CB9	0	PWM IO with sink 320mA and constant current source.	
CC1~CC6	0	PWM IO with sink 320mA.	



2 ARCHITECTURE DESCRIPTOR

2.1 RAM MAPPING FOR MATRIX TYPE 1 & 2 & 4

Frame No.	User Address	Register Segment	Comment		
↑	000H		18-byte		
		LED Control Register			
	011H				
	012H				
Frame 1		Blink Control Register	18-byte		
	023H				
	024H				
		PWM Register	144-byte		
	0B3H				
†	000H				
		LED Open Register	18-byte		
	011H				
	012H		•		
Frame C	•••	LED Short Regi <mark>ste</mark> r	18-byte		
	023H				
	024H	Ourset Fine			
		Current Fine	72-byte		
↓	06BH	Tune Register			
<u> </u>	000H				
Frame D		LED Vaf Register	36-byte		
	023H				






2.2 RAM MAPPING FOR MATRIX TYPE 3

Frame No.	User Address	Register Segment	Comment		
↑	000H				
		LED Control Register L	16-byte		
<u>.</u>	00FH				
	010H				
Frame 1		Blink Control Register L	16-byte		
	01FH				
	020H				
		PWM Register L	128-byte		
	09FH				
↑	000H				
		LED Control Register H	16-byte		
	00FH				
	010H				
Frame 2		Blink Control Register H	16-byte		
	01FH				
	020H				
		PWM Register H	128-byte		
	09FH				
↑	000H				
		LED Open Register	32-byte		
	01FH				
	020H				
Frame C		LED Short Register	32-byte		
	03FH				
	040H				
		Current Fine Tune Register	128-byte		
	0BFH				
↑	000H				
Frame D	• • • •	LED Vaf Register	64-byte		
	03FH				




3 APPLICATION CIRCUIT


3.1 I2C INTERFACE WITH LED MATRIX TYPE-1




Matrix Type-1



3.2 I2C INTERFACE WITH LED MATRIX TYPE-2




Matrix Type-2







3.3 I2C INTERFACE WITH LED MATRIX TYPE-3


Matrix Type-3





3.4 I2C INTERFACE WITH LED MATRIX TYPE-4








4

SYSTEM OPERATION MODE

4.1 POWER STATE MACHINE FLOW CHART

Power states are determined by the VLVD threshold, the thermal detector 150°C threshold, the SDB pin state, and the software shutdown register (SSD bit) status.





5 ELECTRICAL CHARACTERISTICS

5.1 ABSOLUTE MAXIMUM RATING


Supply voltage (Vdd)	0.3V ~ 5.5V
Input in voltage (Vin)	
Operating ambient temperature (Topr)	
Storage ambient temperature (Tstor)	

5.2 ELECTRICAL CHARACTERISTIC

DC CHARACTERISTIC

(All of voltages refer to Vss, Vdd = 5.0V, ambient temperature is 25°C unless otherwise

PARAMETER	SYM.	DESCRIPTION		TYP.	MAX.	UNIT
Operating voltage	Vdd		2.7	-	5.5	V
Vdd rise rate	Vpor	Vdd rise rate to ensure internal power-on reset	0.05	-	-	V/ms
Input Low Voltage	ViL	MOSE COD CYMC D SYTICS		-	0.3*Vdd	V
Input High Voltage	ViH	MSEL, SDB, SYNC, R_EXT/CS, SCK/SCL, SDA/MOSI, AD/MISO pins		-	Vdd	V
I/O port input leakage current	llekg	Vin = Vdd		-	2	uA
Default output current	lout	Output current of CA1~CA9, CB1~CB9 The Constant Current Step setting is 11 0001b	,	32	-	mA
Current sink headroom voltage	VHR1	Isink = 270mA	-		400	mV
Current source headroom voltage	VHR1	Isource = 32mA	-	-	400	mV
I/O output source current	IoH	Vop = Vdd - 0.5V			-	mA
sink current	IoL	Vop = Vss + 0.5V			-	ША
0 1 0 1	ldd1	Normal Mode Vdd= 5V	-	TBD	-	mA
Supply Current (Disable ADC)	ldd2	Soft Shutdown Mode Vdd= 5V		TBD	-	uA
(2.525.67126)	Idd3	Hardware Shutdown Mode Vdd= 5V	-	TBD	-	uA
LVD Voltage	VLVD	Low voltage reset/indicator level	2.4	2.55	2.7	V







EVISION TECHNOLOGY CO., LTD

6 PACKAGE INFORMATION

6.1 QFN 28 PIN





		DIMENSIO	ONS IN MILLIN	METERS
	SYMBOLS	MIN.	NOM.	MAX.
	A	0.57	0.60	0.63
	A1	0.00	0.02	0.05
	b	0.15	0.20	0.25
١	С		0.15 REF.	
	D	3.90	4.00	4.10
	D2	2.65	2.70	2.75
	E	3.90	4.00	4.10
	E2	2.65	2.70	2.75
	е		0.40	
	K		0.25 REF.	
	L	0.35	0.40	0.45
	У	0.00		0.075