# TBP18S030, TBP18SA030 256 BITS (32 WORDS BY 8 BITS) PROGRAMMABLE READ-ONLY MEMORIES


SDMS024 – SEPTEMBER 1979 – REVISED AUGUST 1984

- Titanium-Tungsten (Ti-W) Fuse Link for Reliable Low-Voltage Full Family Compatible Programming
- Full Decoding and Fast Chip Select Simplify System Design
- P-N-P Inputs for Reduced Loading on System Buffers/Drivers
- Applications Include:
   Microprogramming/

Microprogramming/Firmware Loaders Code Converters/Character Generators Translators/Emulators Address Mapping/Look-Up Tables

Choice of 3-State or Open-Collector Outputs

# TBP18SA030, TBP18S030 . . . J OR N PACKAGE (TOP VIEW)



### description

These monolithic TTL programmable read-only memories (PROMs) feature titanium-tungsten (Ti-W) fuse links with each link designed to program in 20 microseconds. The Schottky-clamped versions of these PROMs offer considerable flexibility for upgrading existing designs or improving new designs as they feature full Schottky clamping for improved performance, low-current MOS-compatible p-n-p inputs, choice of bus-driving three-state or open-collector outputs, and improved chip-select access times.

Data can be electronically programmed, as desired, at any bit location in accordance with the programming procedure specified. All PROMs are supplied with a low-logic level output condition stored at each bit location. The programming procedure open-circuits Ti-W metal links, which reverses the stored logic level at selected locations. The procedure is irreversible; once altered, the output for that bit location is permanently programmed. Outputs that have never been altered may later be programmed to supply the opposite output level. Operation of the unit within the recommended operating conditions will not alter the memory content.


A low level at the chip-select input(s) enables each PROM. The opposite level at any chip-select input causes the outputs to be off.


The three-state output offers the convenience of an open-collector with the speed of a totem-pole output; it can be bus-connected to other similar outputs yet it retains the fast rise time characteristic of the TTL totem-pole output. The open-collector output offers the capability of direct interface with a data line having a passive pull up.

A MJ suffix designates full-temperature circuits (formerly 54 Family) and are characterized for operation over the full military temperature range of -55°C to 125°C. A J or N suffix designates commercial-temperature circuits (formerly 74 Family) and are characterized for operation from 0°C to 70°C.


SDMS024 - SEPTEMBER 1979 - REVISED AUGUST 1984

# logic symbol





### schematics of inputs and outputs



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage (see Note 1)	
	5.5V
Off-state output voltage	5.5V
Operating free-air temperature range:	Full-temperature-range circuits—55°C to 125°C
	Commercial-temperature-range circuits 0°C to 70°C
Storage temperature range	

### recommended conditions for programming TBP18S', TBP18SA PROMs

		MIN	NOM	MAX	UNIT
Supply voltage, VCC (see Note 1)	Steady state	4.75	5	5.25	
	Program pulse	9	9.25	9.5	\
Input voltage	High level, VIH	2.4		5	·
mpat voitage	Low level, V <sub>IL</sub>	0		0.5	\
Termination of all outputs except the one to be programmed		Se	ee load circuit		
remination of an outputs except the one to be programmed			(Figure 1	)	
Voltage applied to output to be programmed, VO(pr) (see Note 2)		0	0.25	0.3	V
Duration of V <sub>CC</sub> programming pulse X (see Figure 2 and Note 3)		15	25	100	μs
Programming duty cycle for Y pulse			25	35	%
Free-air temperature		20	25	30	°C

NOTES: 1. Voltage values are with respect to network ground terminal. The supply voltage rating does not apply during programming.


2. The TBP18S030, TBP18SA030 are supplied with all bit locations containing a low logic level, and programming a bit changes the output of the bit to high logic level.



SDMS024 - SEPTEMBER 1979 - REVISED AUGUST 1984

### programming procedure

- 1. Apply steady-state supply voltage (V<sub>CC</sub> = 5 V) and address the word to be programmed.
- 2. Verify that the bit location needs to be programmed. If not, proceed to the next bit.
- 3. If the bit requires programming, disable the outputs by applying a high-logic level voltage to the chip-select input(s).
- 4. Only one bit location is programmed at a time. Connect each output not being programmed to 5 V through 3.9 k $\Omega$  and apply the voltage specified in the table to the output to be programmed. Maximum current into the programmer output is 150 mA.
- 5. Step V<sub>CC</sub> to 9.25 nominal. Maximum supply current required during programming is 750 mA.
- Apply a low-logic-level voltage to the chip-select input(s). This should occur between 1 μs and 1 ms after V<sub>CC</sub>
  has reached its 9.25 level. See programming sequence of Figure 2.
- 7. After the X pulse time is reached, a high logic level is applied to the chip-select inputs to disable the outputs.
- 8. Within the range of 1  $\mu$ s to 1 ms after the chip-select input(s) reach a high logic level, V<sub>CC</sub> should be stepped down to 5 V at which level verification can be accomplished.
- 9. The chip-select input(s) may be taken to a low logic level (to permit program verification) 1  $\mu$ s or more after V<sub>CC</sub> reaches its steady-state value of 5 V.
- At a Y pulse duty cycle of 35% or less, repeat steps 1 through 8 for each output where it is desired to program a bit.
- Verify accurate programming of every word after all words have been programmed using V<sub>CC</sub> values of 4.5 and 5.5 volts.



LOAD CIRCUIT FOR EACH OUTPUT NOT BEING PROGRAMMED OR FOR PROGRAM VERIFICATION

FIGURE 1 - LOAD CIRCUIT




FIGURE 2 - VOLTAGE WAVEFORMS FOR PROGRAMMING



# TBP18S030, TBP18SA030 256 BITS (32 WORDS BY 8 BITS) PROGRAMMABLE READ-ONLY MEMORIES

SDMS024 - SEPTEMBER 1979 - REVISED AUGUST 1984

### recommended operating conditions (see Note 4)

PARAMETER		T	UNIT		
PARAMETER		MIN	NOM	MAX	ONII
C. A. Jakana V.	MJ	4.5 4.75	5 5	5.5	V
Supply voltage, V <sub>CC</sub>	J, N			5.25	] <b>'</b>
	MJ			-2	mA
High-level output current, IOH	J,N			<b>—6.5</b>	
Low-level output current, IOL				20	mA
	MJ	55		125	- °c
Operating free-air temperature, TA	J ,N	0		70	]

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Note 4)

	PARAMETER TEST CONDITIONS†			FULL TEN (MJ)	1P	C	UNIT		
	TANAMETER	(10) 00/12/110/10	MIN	TYP‡	MAX	MIN	(J,N) TYP‡	MAX	
VIН	High-level input voltage		2		- 1100	2			V
VIL	Low-level input voltage				8.0			0.8	V
VIK	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = —18 n	ıΑ		-1.2			-1.2	V
Voн	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2V, V <sub>IL</sub> = 0.8V, I <sub>OH</sub> = MA	x 2.4	3.4		2.4	3.2		V
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2V, V <sub>IL</sub> = 0.8V, I <sub>OL</sub> = MAX	(		0.5			0.5	V
lozн	Off-state output current, high-level voltage applied	V <sub>CC</sub> = MAX, V <sub>IH</sub> = 2 V, V <sub>O</sub> = 2.4 V			50			50	μΑ
lozl	Off-state output current, low-level voltage applied	V <sub>CC</sub> = MAX, V <sub>IH</sub> = 2 V, V <sub>O</sub> = 0.5 V			<b>—50</b>		1 1 3 1 1 1	50	μΑ
11	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			1			1	mA
ΊΗ	High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V			25			25	μΑ
ΙιL	Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.5 V			-0.25			-0.25	mA
los	Short-circuit output current§	V <sub>CC</sub> = MAX,	-30		-100	-30		-100	mA
lcc	Supply current	V <sub>CC</sub> = MAX, Chip select(s) at 0 V, Outputs open, See Note 5		80	110		80	110	mA

### switching characteristics over recommended ranges of TA and VCC (unless otherwise noted)

ТҮРЕ	TEST CONDITIONS	t <sub>a</sub> (A) ACCESS TIME FROM ADDRESS		t <sub>a</sub> (S) ACCESS TIME FROM CHIP SELECT (ENABLE TIME)			t <sub>dis</sub> DISABLE TIME FROM HIGH OR LOW LEVEL			UNIT	
	[	MIN	TYP‡	MAX	MIN	TYP <sup>‡</sup>	MAX	MIN	TYP‡	MAX	
TBP18S030MJ	$C_L = 30 \text{ pF for}$ $t_{a(A)} \text{ and } t_{a(S)}$ , 5 pF for $t_{dis}$ , See Note 6		25	50		12	30		8	30	ns
TBP18S030			25	40		12	25		8	20	ns

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>5.</sup> The typical values of ICC are with all outputs low.



 $<sup>^{\</sup>ddagger}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

<sup>§</sup>Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

NOTES: 4. MJ designates full-temperature circuits (formerly 54 Family), J and N designate commercial-temperature circuits (formerly

SDMS024 - SEPTEMBER 1979 - REVISED AUGUST 1984

### recommended operating conditions (see Note 4)

DADAMET	PARAMETER						
PARAMET	PARAMETER						
Summit violations VIII	MJ	4.5	5 5	5.5 5.25	V		
upply voltage, VCC	J, N	4.75			]		
High-level output voltage, VOH				5.5	V		
Low-level output current, IOL				20	mA		
	MJ	<b>—55</b>		125	00		
	J, N	0		70	°C		

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	MIN	TYP <sup>‡</sup>	MAX	UNIT
VIH	High-level input voltage			2			V
V <sub>IL</sub>	Low-level input voltage					0.8	V
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	l <sub>l</sub> = —18mA			—1.2	V
Юн	High-level output current	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V	V <sub>OH</sub> = 2.4 V V <sub>OH</sub> = 5.5 V			50 100	μΑ
VOL	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V, I <sub>OL</sub> = MAX			0.5	٧
1	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 5.5 V			1	mA
۱н	High-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V			25	μΑ
111	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.5 V			-0.25	mA
lcc	Supply current	V <sub>CC</sub> = MAX, Chip select(s) at 0 See Note 5	V, Outputs open,		80	110	mA

### switching characteristics over recommended ranges of TA and VCC (unless otherwise noted)

ТҮРЕ	TEST CONDITIONS	<sup>t</sup> (A) ACCESS TIME FROM ADDRESS		<sup>t</sup> a(S) ACCESS TIME FROM CHIP SELECT (ENABLE TIME)			tPLH PROPAGATION DELAY TIME, LOW-TO-HIGH-LEVEL OUTPUT FROM CHIP SELECT (DISABLE TIME)			UNIT	
		MIN	TYP‡	MAX	MIN	TYP <sup>‡</sup>	MAX	MIN	TYP‡	MAX	
TBP18SA030MJ	$C_L = 30pF,$ $R_{L1} = 300 \Omega,$		25	50		12	30		12	30	ns
TBP18SA030	$R_{L2} = 600 \Omega$ , See Note 6		25	40		12	25		12	25	ns

<sup>&</sup>lt;sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

- 5. The typical values of ICC are with all outputs low.
- 6. Load circuits and voltage waveforms are shown in Section 1.



 $<sup>^{\</sup>ddagger}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

NOTES: 4. MJ designates full-temperature circuits (formerly 54 Family), J and N designate commercial-temperature circuits (formerly

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products, www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265