ECE391 Computer System Engineering Lecture 15

Dr. Zbigniew Kalbarczyk
University of Illinois at Urbana- Champaign

Fall 2018

Lecture Topics

- x86 support for VM
 - protection model
 - segmentation
 - paging

Entire Address space: 4 Gil3


x86 Support for VM



Paging is the second level of indirection in x86

- Each page of a virtual address space is in one of three states
 - doesn't exist
 - exists and is in physical memory
 - exists, but is now on the disk rather than in memory

We can encode these possibilities as follows using 4B




31 bits to differentiate between blocks on disk & blocks that don't exist

- These 4B are called a page table entry (PTE); a group of them is a page table
- Question: if we use 4B for every 4kB, how big is the page table for a single virtual address space?

$$(4/4096) \times 2^{32} = 4MB$$
 too big.. © Steven Lumetta, Zbigniew Kalbarczyk.


- Solution?
 - page the page table
 - i.e., use a hierarchical structure




- The page table is just another 4kB page
 - it holds 4096 / 4 = 1024 PTEs

- What about the page directory?
 - given
 - 2³² bytes total (32-bit address space)
 - 2¹⁰ PTEs per table
 - 2¹² bytes per page
 - the page directory needs $2^{32}/(2^{10} \times 2^{12}) = 2^{10}$ entries total
 - which also fits in one page
 (and <u>could</u> be paged out to disk, although Linux does not)

31	22	21	12	11	0
directory #			page #	off	set



- To translate a virtual address into a physical address
 - start with the PDBR (cr3)
 - look up page directory entry (PDE) using the 10 MSb of virtual address
 - extract page table address from PDE
 - look up page table entry (PTE) using next 10 bits of virtual address
 - extract page address from PTE
 - use last 12 bits of virtual address as offset into page



Way too slow to do on every memory access!

- Hence the translation lookaside buffers (TLBs)
 - keep translations of first 20 bits around and reuse them
 - only walk tables when necessary (in x86, OS manages tables, but hardware walks them)
 - TLBs flushed when cr3 is reloaded

- Remember the 11 free bits in the PTEs?
- What should we use them to do?
 - protect
 - optimize to improve performance

- Protect
 - User/Supervisor (U/S) page or page table
 - User means accessible to anyone (any privilege level)
 - Supervisor requires PL < 3 (i.e., MAX (CPL,RPL) < 3)
 - Read-Only or Read/Write

Optimize

- TLBs must be fast, so you can't use many (~32 or 64)
- nice if
 - some translations are the same for all programs
 - bigger translations could be used when possible
 (e.g., use one translation for 4MB rather than 1024 translations)

x86 supports both

G flag—global

- TLB not flushed when changing to new program or address space (i.e., when cr3 changes)
- used for kernel pages (in Linux)

4MB pages

- skip the second level of translation
- indicated by PS (page size) bit in PDE
- PS=1 means that the PDE points directly to a 4MB page
- remaining 22 bits of virtual address used as offset
- x86 provides separate TLBs for 4kB & 4MB translations

First MP3 Group Meeting