

# CSE110A: Compilers

May 9, 2022

#### **Topics**:

 converting ASTs and statements to 3 address code





3 address code

```
store i32 0, ptr %2
%3 = load i32, ptr %1
%4 = add nsw i32 %3, 1,
store i32 %4, ptr %1
%5 = load i32, ptr %2
```

#### Announcements

- HW 4 is out
  - Get started early! It is a big assignment
  - due May 29.
  - Use office hours and Piazza
- Grading:
  - midterm is graded. Look for scores by the end of today
  - working on grading HW 2 and HW 3

# Quiz

# Quiz

What are the differences between type-checking and type-inference

- Type inference:
  - Rules about how types convert between each other implicitly
  - Examples:
    - 2 + 3.0
    - int x = 6.0
    - 7.0 < 6.0
  - Assigns a type to each expression
- Type checking:
  - Happens during type inference.
  - If a type cannot be given to an expression then it raises an error
  - Examples?


# Quiz

We can infer the type of an expression using in-order traversal on the AST


○ True

○ False


What is the in order traversal order?




What is the in order traversal order?




#### What is the post order traversal order?



#### What is the post order traversal order?



#### What is the post order traversal order?



#### Quiz

○ three address code


Which form of intermediate code most closely resembles actual machine instructions?

O abstract syntax tree

O control flow graph

O stack machine code

**AST** 



Much closer to parse tree

#### 3 - address code

```
store i32 0, ptr %2
%3 = load i32, ptr %1
%4 = add nsw i32 %3, 1,
store i32 %4, ptr %1
%5 = load i32, ptr %2
```

Much closer to machine code

# Quiz

The instructions in the three address code depend on the ISA of the target architecture

 $\bigcirc$  True

○ False

# book this class LLVM IR $r_0 \leftarrow x + y;$ vr0 = addi(x,y); %8 = add nsw i32 %6, %7 $r_1 \leftarrow 5 * 7;$ vr1 = multi(5,7); %11 = mul nsw i32 5, 7 $r_2 \leftarrow r_0 / r_1$ vr2 = divi(vr0, vr1); %15 = sdiv i32 %13, %14

#### It depends

Your 3-address code should be close enough to make the final translation to ISA easier

But it should be general enough to be able to target many backends.

# book this class LLVM IR $r_0 \leftarrow x + y$ ; $vr0 = add_{1}(x,y)$ ; $%8 = add_{1}(x,y)$ ; $r_1 \leftarrow 5 * 7$ ; vr1 = multi(5,7); vr2 = divi(vr0,vr1); vr2 = divi(vr0,vr1); $vr3 = sdiv_{132} * 132 * 133 * 143 * 143 * 143 * 144 * 14$

Types are a consideration here

It depends

Your 3-address code should be close enough to make the final translation to ISA easier

But it should be general enough to be able to target many backends.

```
book this class LLVM IR

r_0 \leftarrow x + y; vr0 = add_{1}(x,y); %8 = add nsw 132 %6, %7

r_1 \leftarrow 5 * 7; vr1 = multi(5,7); %11 = mul nsw 132 5, 7

r_2 \leftarrow r_0 / r_1 vr2 = divi(vr0,vr1); %15 = sdiv 132 %13, %14
```

Virtual registers are a consideration here e.g., how many, if they are typed, etc.

Types are a consideration here

It depends

Your 3-address code should be close enough to make the final translation to ISA easier

But it should be general enough to be able to target many backends.

#### New material

• Our 3 address code representation

#### Our 3-address code

The 3 address code we will be targeting with our homework and using for optimizations in the next module

Inputs/outputs (IO): 32-bit typed inputs

e.g.: int x, int y, float z

**Program Variables (Variables):** 32-bit untyped virtual register given as vrX where X is an integer: e.g. vr0, vr1, vr2, vr3 ...

we will assume input/output names are disjoint from virtual register names

#### binary operators:

```
dst = operation(op0, op1);
operations can be one of:
[add, sub, mult, div, eq, lt]
```

each operation is followed by an i or f, which specifies how the bits in the registers are interpreted

```
binary operators:
dst = operation(op0, op1);
operations can be one of:
[add, sub, mult, div, eq, lt]
all of dst, op0, and op1 must be untyped virtual
registers.
```

```
binary operators:
dst = operation(op0, op1);
Examples:
vr0 = addi(vr1, vr2);
vr3 = subf(vr4, vr5);
= multf(vr0, vr1); not allowed!
```

vr0 = addi(vr1, 1); not allowed!

We'll talk about how to do this using other instructions

# **Control flow** branch(label); • branches unconditionally to the label bne(op0, op1, label) • if op0 is not equal to op1 then branch to label • operands must be virtual registers! beq(op0, op1, label)

• Same as bne except it is for equal

#### **Assignment**

vr0 = vr1

one virtual register can be assigned to another

#### **Assignment**

```
vr0 = vr1
```

one virtual register can be assigned to another

#### Examples:

```
vr0 = 1; not allowed
vr1 = x; not allowed
```

```
unary get untyped register
dst = operation(op0);
operations are: [int2vr, float2vr]
Example:
Given IO: int x and float y
vr1 = int2vr(x);
vr2 = float2vr(2.0);
```

```
unary get typed data
dst = operation(op0);
operations are: [vr2int, vr2float]
Example:
Given IO: int x and float y
x = vr2int(vr1);
y = vr2float(vr3);
```

```
unary conversion operators:
dst = operation(op0);

operations can be one of:
[vr int2float, vr float2int]
```

converts the bits in a virtual register from one type to another. op0 and dst must be a virtual register!

# unary conversion operators: dst = operation(op0); Examples: vr0 = vr\_int2float(vr1);

vr2 = vr float2int(1.0); not allowed!


# Example

adding the values 1 - 9 in to an input/output variable: int x


## Example

```
adding the values 1 - 9 in to an input/output variable: int x
 vr0 = int2vr(1);
 vr1 = int2vr(1);
 vr2 = int2vr(10);
loop start:
 vr3 = lti(vr0, vr2);
 bne(vr3, vr1, end_label);
 vr4 = int2vr(x);
 vr5 = addi(vr4, vr0);
 x = vr2int(vr5);
 vr0 = addi(vr0, vr1);
 branch(loop_start);
end label:
```

```
int x;
int y;
float w;
w = x + y + 5.5
After type inference
```



```
int x;
int y;
float w;
w = x + y + 5.5
After type inference
```




We will start by adding a new member to each AST node:

A virtual register

Each node needs a distinct virtual register


```
int x;
int y;
float w;
w = x + y + 5.5
After type inference
```



Next each AST node needs to know how to print a 3 address instruction

### Converting AST into Class-IR

```
int x;
int y;
float w;
w = x + y + 5.5
After type inference
```



Next each AST node needs to know how to print a 3 address instruction

Let's look at add


```
class ASTPlusNode(ASTBinOpNode):
    def __init__(self, l_child, r_child):
        super().__init__(l_child,r_child)

# return a string of the three address instruction
# that this node encodes
    def three_addr_code(self):
        ??
```

```
class ASTPlusNode(ASTBinOpNode):
    def __init__(self, l_child, r_child):
        super().__init__(l_child,r_child)

# return a string of the three address instruction
# that this node encodes
    def three_addr_code(self):
        ??
```

```
def get_op(self):
    if self.node_type is Types.INT:
        return "addi"
    else:
        return "addf"
```



```
def get_op(self):
    if self.node_type is Types.INT:
        return "addi"
    else:
        return "addf"
```

```
AST<+,float, vr5>

AST<int2float, float, vr3>

AST<+,int, vr2>

AST<x, int, vr0>

AST<y, int, vr1>


def get_op(s
if s
```

```
def get_op(self):
    if self.node_type is Types.INT:
        return "addi"
    else:
        return "addf"
```

$$vr2 = addi(vr0, vr1);$$

```
int x;
int y;
float w;
                                            vr5 = addf(vr3, vr4);
w = x + y + 5.5
                                                      AST<+,float, vr5>
                                   AST<int2float, float, vr3>
     vr3 = vr_int2float(vr2);
          vr2 = addi(vr0,vr1);
                                    AST<+,int, vr2>
                                                                 AST<5.5, float, vr4>
                                                                      vr4 = float2vr(5.5);
                         AST<x, int, vr0>
                                               AST<y, int, vr1>
                        vr0 = int2vr(x);
                                                  vr1 = int2vr(y);
```

```
int x;
int y;
float w;
w = x + y + 5.5
```



We can create a 3 address program doing a post-order traversal

#### Final program

$$vr0 = int2vr(x);$$


$$vr1 = int2vr(y);$$

$$vr2 = addi(vr0, vr1);$$

$$vr4 = float2vr(5.5);$$

$$vr5 = addf(vr3, vr4);$$

```
int x;
int y;
float w;
w = x + y + 5.5
```



We can create a 3 address program doing a post-order traversal

*Is this the only ordering?* 

#### Final program

$$vr0 = int2vr(x);$$

$$vr1 = int2vr(y);$$

$$vr2 = addi(vr0, vr1);$$

$$vr4 = float2vr(5.5);$$

$$vr5 = addf(vr3, vr4);$$

# Backing up to an even higher level

We know how to parse an expression: parse\_expr

We know how to create an AST during parsing

We know how to do type inference on an AST

• We know how to convert a type-safe AST into 3 address code

# Backing up to an even higher level

We can now define what our parser will return: A list of 3 address code

 We can get 3 address code from parsing expressions, now we just need to get it from statements

### From our grammar

Our top down parser should have a function called parse\_statement

This should return a list of 3 address code instructions that encode the statement

### From our grammar

Our top down parser should have a function called parse\_statement

This should return a list of 3 address code instructions that encode the statement

```
int x;
int y;
float w;
w = x + y + 5.5
assignment_statement_base := ID ASSIGN expr
    id_name = to_match.value
   eat("ID");
   eat("ASSIGN");
    ast = parse expr()
    type_inference(ast)
    assign_registers(ast)
   program = ast.linearize()
   new_inst = "%s = %s" % ?
   return program + [new_inst]
```

```
int x;
int y;
float w;
w = x + y + 5.5
```

return program + [new inst]

```
AST<+,float, vr5>
assignment statement base := ID ASSIGN expr
                                                     AST<int2float, float, vr3>
    id name = to match.value
                                                      AST<+,int, vr2>
                                                                                 AST<5.5, float, vr4
   eat("ID");
   eat("ASSIGN");
    ast = parse expr()
                                            AST<x, int, vr0>
                                                                AST<y, int, vr1>
    type inference(ast)
    assign registers(ast)
   program = ast.linearize()
   new inst = "%s = %s" % ?
```

```
int x;
int y;
float w;
w = x + y + 5.5
```

```
AST<+,float, vr5>
assignment statement base := ID ASSIGN expr
                                                     AST<int2float, float, vr3>
    id name = to match.value
                                                     AST<+,int, vr2>
                                                                                AST<5.5, float, vr4>
   eat("ID");
   eat("ASSIGN");
   ast = parse_expr()
                                            AST<x, int, vr0>
                                                                AST<y, int, vr1>
    type inference(ast)
    assign registers(ast)
   program = ast.linearize()
   new inst = "%s = %s" % ?
    return program + [new inst]
```

```
int x;
int y;
float w;
w = x + y + 5.5
```

```
AST<+,float, vr5>
assignment statement base := ID ASSIGN expr
                                                    AST<int2float, float, vr3>
    id name = to match.value
                                                     AST<+,int, vr2>
                                                                               AST<5.5, float, vr4>
   eat("ID");
   eat("ASSIGN");
   ast = parse_expr()
                                           AST<x, int, vr0>
                                                               AST<y, int, vr1>
   type inference(ast)
   assign registers(ast)
   program = ast.linearize()
   new inst = "%s = %s" % (id name, ast.vr)
   return program + [new inst]
```

```
int x;
int y;
float w;
w = x + y + 5.5
```

```
assignment statement base := ID ASSIGN expr
   id name = to match.value
   eat("ID");
   eat("ASSIGN");
   ast = parse expr()
   type inference(ast)
   assign registers(ast)
   program = ast.linearize()
   new inst = "%s = %s" % (id name, ast.vr)
   return program + [new inst]
```

#### program

new inst

$$w = vr5$$

```
int x;
int y;
float w;
w = x + y + 5.5
```

```
assignment statement base := ID ASSIGN expr
   id_name = to_match.value
   eat("ID");
   eat("ASSIGN");
   ast = parse expr()
   type inference(ast)
   assign registers(ast)
   program = ast.linearize()
   new inst = "%s = %s" % (id name, ast.vr)
   return program + [new_inst]
```

#### What are we missing here?

- 1. If the type of ID doesn't match the type of the ast, then the ast needs to be converted.
- 2. ID should be checked if it is an input/output variable. which means it will need to be handled differently.
- 3. You need to check the ID in the symbol table

it can get a little messy

```
int x;
int y;
int w;
w = x + y + 5.5
assignment statement base := ID ASSIGN expr
   id_name = to_match.value
   id_data_type = # get ID data type
   eat("ID");
   eat("ASSIGN");
   ast = parse expr()
   type inference(ast)
   if id data type == INT and
              ast.node type == FLOAT:
                                              one possible case
      ast = ASTFloatToInt(ast)
   assign_registers(ast)
   program = ast.linearize()
   new_inst = "%s = %s" % (id_name, ast.vr)
   return program + [new inst]
```

```
int x;
int y;
int w;
w = x + y + 5.5
                                                                      AST<float2int,int, ?>
assignment statement base := ID ASSIGN expr
                                                                      AST<+,float, ?>
    id name = to match.value
                                                      AST<int2float, float, ?>
   id_data_type = # get ID data type
   eat("ID");
   eat("ASSIGN");
                                                       AST<+,int, ?>
                                                                                 AST<5.5, float, ?>
   ast = parse expr()
   type inference(ast)
   if id data type == INT and
                                                                 AST<y, int, ?>
                                             AST<x, int, ?>
                ast.node type == FLOAT:
       ast = ASTFloatToInt(ast)
   assign_registers(ast)
   program = ast.linearize()
   new inst = "%s = %s" % (id name, ast.vr)
   return program + [new inst]
```

```
int x;
int y;
int w;
w = x + y + 5.5
                                                                       AST<float2int,int, vr6>
assignment statement base := ID ASSIGN expr
                                                                       AST<+,float, vr5>
    id name = to match.value
                                                      AST<int2float, float, vr3>
    id_data_type = # get ID data type
    eat("ID");
    eat("ASSIGN");
                                                       AST<+,int, vr2>
                                                                                 AST<5.5, float, vr4>
    ast = parse expr()
    type inference(ast)
    if id data type == INT and
                                                                 AST<y, int, vr1>
                                              AST<x, int, vr0>
                ast.node type == FLOAT:
       ast = ASTFloatToInt(ast)
    assign registers(ast)
    program = ast.linearize()
    new inst = "%s = %s" % (id name, ast.vr)
    return program + [new inst]
```

```
(IO: int w)
                       How would we deal with w as an IO variable?
int x;
int y;
w = x + y + 5.5
                                                                        AST<float2int,int, vr6>
assignment statement base := ID ASSIGN expr
                                                                        AST<+,float, vr5>
    id name = to match.value
                                                       AST<int2float, float, vr3>
   id_data_type = # get ID data type
   eat("ID");
   eat("ASSIGN");
                                                        AST<+,int, vr2>
                                                                                  AST<5.5, float, vr4>
   ast = parse expr()
   type inference(ast)
   if id data type == INT and
                                                                  AST<y, int, vr1>
                                              AST<x, int, vr0>
                ast.node type == FLOAT:
       ast = ASTFloatToInt(ast)
    assign registers(ast)
   program = ast.linearize()
   new inst = "%s = %s" % (id name, ast.vr)
   return program + [new inst]
```

```
(IO: int w)
                        How would we deal with w as an IO variable?
int x;
int y;
w = x + y + 5.5
                                                                         AST<float2int,int, vr6>
assignment statement base := ID ASSIGN expr
                                                                         AST<+,float, vr5>
    id name = to match.value
                                                        AST<int2float, float, vr3>
    id_data_type = # get ID data type
    eat("ID");
   eat("ASSIGN");
                                                         AST<+,int, vr2>
                                                                                    AST<5.5, float, vr4>
    ast = parse expr()
    type inference(ast)
    if id data type == INT and
                                                                   AST<y, int, vr1>
                                               AST<x, int, vr0>
                ast.node type == FLOAT:
       ast = ASTFloatToInt(ast)
    assign registers(ast)
    program = ast.linearize()
    new inst = "%s = vr2int(%s)" % (id_name, ast.vr)
    return program + [new inst]
                                                                          It gets a little messy
                                          Only if it is an IO variable!
```

#### Let's do another one

```
if_else_statement := IF LPAR expr RPAR statement ELSE statement
  eat("IF");
  eat("LPAR");
  expr_ast = parse_expr()
   . . .
  program0 = # type safe and linearized ast
  eat("RPAR");
   program1 = parse_statement()
   eat("ELSE")
   program2 = parse statement()
```

```
if (program0) {
   program1
}
else {
   program2
}
```

We need to convert this to 3 address code

```
if_else_statement := IF LPAR expr RPAR statement ELSE statement
                                                                         if (program0) {
                                                                           program1
                                                                         else {
   eat("IF");
                                                                           program2
   eat("LPAR");
   expr_ast = parse_expr()
   . . .
                                                                         We need to convert this
   program0 = # type safe and linearized ast
                                                                        to 3 address code
   eat("RPAR");
   program1 = parse statement()
   eat("ELSE")
   program2 = parse statement()
                                                                            program0
                                                                            program1
                                                                            program2
```

```
if else statement := IF LPAR expr RPAR statement ELSE statement
                                                                        if (program0) {
                                                                          program1
                                                                        else {
   eat("IF");
                                                                          program2
   eat("LPAR");
   expr ast = parse expr()
   . . .
                                                                        We need to convert this
   program0 = # type safe and linearized ast
                                                                        to 3 address code
   eat("RPAR");
   program1 = parse statement()
   eat("ELSE")
                                                   program0;
   program2 = parse statement()
                                                   vrX = int2vr(0)
                                                   beq(expr ast.vr, vrX, else label);
                                                   program1
                                                   branch(end_label);
                                                 else_label:
                                                   program2
                                                 end label:
```

```
if_else_statement := IF LPAR expr RPAR statement ELSE statement
                                                                      if (program0) {
                                                                        program1
                                                                      else {
 # get resources
                                                                        program2
 end label = mk_new_label()
 else label = mk new label()
 vrX
            = mk new vr()
                                                                      We need to convert this
                                                                      to 3 address code
 # make instructions
  ins0 = "%s = int2vr(0)" % vrX
  ins1 = "beq(%s, %s, %s);" %
                                                    program0;
         (expr ast.vr, vrX, else label)
                                                     vrX = int2vr(0)
  ins2 = "branch(%s)" % end_label
                                                     beq(expr ast.vr, vrX, else label);
                                                     program1
 # concatenate all programs
                                                     branch(end label);
 return program0 + [ins0, ins1] + program1
                                                   else label:
         + [ins2, label code(else label)]
                                                     program2
         + program2 + [label code(end label)]
                                                   end label:
```

```
if_else_statement := IF LPAR <a href="expr">expr</a> RPAR <a href="statement">statement</a> ELSE <a href="statement">statement</a>
  # get resources
  end label = mk_new_label()
  else label = mk new label()
  vrX = mk new vr()
  # make instructions
  ins0 = "%s = int2vr(0)" % vrX
  ins1 = "beq(%s, %s, %s);" %
          (expr ast.vr, vrX, else label)
  ins2 = "branch(%s)" % end label
  # concatenate all programs
  return program0 + [ins0, ins1] + program1
          + [ins2, label_code(else_label)]
          + program2 + [label code(end_label)]
```

```
class VRAllocator():
   def __init__(self):
        self.count = 0
    def get_new_register(self):
        vr = "vr" + str(self.count)
        self.count += 1
        return vr
```

```
if_else_statement := IF LPAR <a href="mailto:expr">expr</a> RPAR <a href="mailto:statement">statement</a> ELSE <a href="mailto:statement">statement</a> ELSE <a href="mailto:statement">statement</a>
  # get resources
  end label = mk new label()
  else label = mk new label()
  vrX = mk new vr()
  # make instructions
  ins0 = "%s = int2vr(0)" % vrX
  ins1 = "beq(%s, %s, %s);" %
           (expr ast.vr, vrX, else label)
  ins2 = "branch(%s)" % end label
  # concatenate all programs
  return program0 + [ins0, ins1] + program1
           + [ins2, label_code(else_label)]
           + program2 + [label code(end label)]
```

```
class LabelAllocator():
    def __init__(self):
        self.count = 0

def get_new_register(self):
    lb = "label" + str(self.count)
        self.count += 1
        return lb
```

```
if_else_statement := IF LPAR <a href="mailto:expr">expr</a> RPAR <a href="mailto:statement">statement</a> ELSE <a href="mailto:statement">statement</a> ELSE <a href="mailto:statement">statement</a>
  # get resources
  end label = mk_new_label()
                                                             program0;
                                                              vrX = int2vr(0)
  else label = mk new label()
                                                              beq(expr ast.vr, vrX, else label);
  vrX = mk new vr()
                                                              program1
  # make instructions
                                                              branch(end label);
                                                           else label:
  ins0 = "%s = int2vr(0)" % vrX
  ins1 = "beq(%s, %s, %s);" %
                                                              program2
                                                           end label:
           (expr ast.vr, vrX, else label)
  ins2 = "branch(%s)" % end label
  # concatenate all programs
                                                                       Need a:
  return program0 + [ins0, ins1] + program1
           + [ins2, label code(else label)]
           + program2 + [label_code(end_label)]
```

```
if_else_statement := IF LPAR <a href="mailto:expr">expr</a> RPAR <a href="mailto:statement">statement</a> ELSE <a href="mailto:statement">statement</a> ELSE <a href="mailto:statement">statement</a>
  # get resources
  end label = mk new label()
  else label = mk new label()
  vrX = mk new vr()
                                                             def label code(1): return 1 + ":"
  # make instructions
  ins0 = "%s = int2vr(0)" % vrX
  ins1 = "beq(%s, %s, %s);" %
           (expr ast.vr, vrX, else label)
  ins2 = "branch(%s)" % end label
  # concatenate all programs
  return program0 + [ins0, ins1] + program1
           + [ins2, label code(else_label)]
           + program2 + [label code(end label)]
```

Draw out for loops just like how we did with the if statements!

### Compiler pragmatics

- New terminology I learned recently:
  - Implementation details
- We need to talk about different ID types (IO, VRs)
- We need to talk about scopes

#### Class-IR

Inputs/outputs (IO): 32-bit typed inputs

e.g.: int x, int y, float z

Program Variables (Variables): 32-bit untyped virtual register given as vrX where X is an integer: e.g. vr0, vr1, vr2, vr3 ...

we will assume input/output names are disjoint from virtual register names

### Two different ID nodes

Gets compiled into an untyped virtual register

```
class ASTVarIDNode(ASTLeafNode):
    def __init__(self, value, value_type):
        super().__init__(value)
        self.node_type = value_type
```

Gets compiled into a typed IO variable

```
class ASTIOIDNode(ASTLeafNode):
    def __init__(self, value, value_type):
        super().__init__(value)
        self.node_type = value_type
```

### Two different ID nodes

What we are compiling

```
void test4(float &x) {
  int i;
  for (i = 0; i < 100; i = i + 1) {
    x = i;
  }
}</pre>
```

### Class-IR

What we are compiling

```
void test4(float &x) {
   int !;
   for (i = 0; i < 100; i = i + 1) {
      x = i;
   }
}</pre>
```

**IO variables** 

program variables

```
int main() {
  int a = 0;
  test1(a);
  cout << a << endl;
  return 0;
}</pre>
```

What does this print?

#### What we are compiling IO variables

```
void test4(float &x) {
    int i;
    for (i = 0; i < 100; i = i + 1) {
        x = i;
    }
}</pre>
```

#### program variables

Every time you access an IO variable, you need to convert it to a vr first using float2vr or int2vr

```
class ASTIOIDNode(ASTLeafNode):
    def three_addr_code(self):
        if self.node_type == Types.INT:
            return "%s = int2vr(%s);" % (self.vr, self.value)
        if self.node_type == Types.FLOAT:
            return "%s = float2vr(%s);" % (self.vr, self.value)
```

#### What we are compiling IO variables

```
void test4(float &x) {
   int i;
   for (i = 0; i < 100; i = i + 1) {
       x = i;
   }
}</pre>
```

#### program variables

Every time you access a program variable, it does not need to be converted.

Because its value is a virtual register, you can even just use its value as its virtual register

```
class ASTVarIDNode(ASTLeafNode):
...

def three_addr_code(self):
    return "%s = %s;" % (self.vr, self.value)
```

Previously we had just one ID node

id\_type: IO or Var

data\_type: int or float

```
unit := ID
                 How do we know whether to make an IO node or a Var node?
   id_name = self.to_match[1]
   id data = # get id data from the symbol table
   eat("ID")
   return ASTIDNode(id_name, ...)
     id_data should contain:
```

```
unit := ID
                  How do we know whether to make an IO node or a Var node?
   id name = self.to match[1]
   id_data = # get id_data from the symbol table
   eat("ID")
   if (id data.id_type == IO)
       return ASTIOIDNode(id_name, id_data_type)
   else
       return ASTVarIDNode(id name, id data.data type)
     id data should contain:
     id_type: IO or Var
     data type: int or float
```

#### Getting back to our statements:

When we declare a variable, we need to mark it as a program variable in the symbol table

#### Getting back to our statements:

We need to use symbol table data for something else. What?

#### Getting back to our statements:

We need to use symbol table data for something else. What?

Scopes! Class IR has no {}s, so we need to manage scopes

```
int x;
int y;
x = 5;
{
    int x;
    x = 6;
    y = x;
}
```

What does y hold?

```
int x;
int y;
x = 5;
{
         How can we get rid of the {}'s?
         int x;
         x = 6;
         y = x;
}
```

What does y hold?

Let's walk through it with a symbol table

```
int x;
int y;
x = 5;
{
    int x;
    x = 6;
    y = x;
}
```

Let's walk through it with a symbol table

```
int x;
int y;
x = 5;
{
    int x;
    x = 6;
    y = x;
}
```

HT0			

rename

Let's walk through it with a symbol table

```
int x_0;
int y;
x = 5;
{
    int x;
    x = 6;
    y = x;
}
```

make a new unique name for x

HTO X: (INT, VAR, "x\_0")

Let's walk through it with a symbol table

```
int x_0;
int y;
x = 5;
{
    int x;
    x = 6;
    y = x;
}
```

```
HTO X: (INT, VAR, "x_0")
```

rename

Let's walk through it with a symbol table

```
int x_0;
int y_0;
x = 5;
{
    int x;
    x = 6;
    y = x;
}
```

make a new unique name for y

search

Let's walk through it with a symbol table

```
int x_0;
int y_0;
x = 5;
{
   int x;
   x = 6;
   y = x;
}
```

```
replace
    with
int x_0;
int y_0;
x_0 = 5;
{
    int x;
    x = 6;
    y = x;
}
```

Let's walk through it with a symbol table

Let's walk through it with a symbol table

```
int x_0;
int y_0;
x_0 = 5;
{
    int x;
    x = 6;
    y = x;
}
```

new scope. Add x with a new name

```
HT1

x: (INT, VAR, "x_1")

x: (INT, VAR, "x_0")

y: (INT, VAR, "y_0")
```

Let's walk through it with a symbol table

```
int x_0;
int y_0;
x_0 = 5;
{
    int x_1;
    x = 6;
    y = x;
}
```

new scope. Add x with a new name

```
HT1

x: (INT, VAR, "x_1")

x: (INT, VAR, "x_0")

y: (INT, VAR, "y_0")
```

#### Let's walk through it with a symbol table

```
int x_0;
int y_0;
x_0 = 5;
{
   int x_1;
   x = 6;
   y = x;
}
```

lookup

new scope. Add x with a new name

```
HT1 x: (INT, VAR, "x_1")
```

#### Let's walk through it with a symbol table

```
int x_0;
int y_0;
x_0 = 5;
{
   int x_1;
   x_1 = 6;
   y = x;
}
```

new scope. Add x with a new name

HT1 x: (INT, VAR, "x\_1")

#### Let's walk through it with a symbol table

```
int x_0;
int y_0;
x_0 = 5;
{
    int x_1;
    x_1 = 6;
    y = x;
}
```

lookup

new scope. Add x with a new name

```
HT1 x: (INT, VAR, "x_1")
```

#### Let's walk through it with a symbol table

```
int x_0;
int y_0;
x_0 = 5;
{
   int x_1;
   x_1 = 6;
   y_0 = x_1;
}
```

lookup

new scope. Add x with a new name

```
HT1 x: (INT, VAR, "x_1")
```

#### Let's walk through it with a symbol table

```
int x_0;
int y_0;
x_0 = 5;
{
   int x_1;
   x_1 = 6;
   y_0 = x_1;
}
```

No more need for {}

new scope. Add x with a new name

```
HT1 X: (INT, VAR, "x_1")
```

HT0

```
x: (INT, VAR, "x_0")
y: (INT, VAR, "y_0")
```

#### Let's walk through it with a symbol table

```
int x_0;
int y_0;
x_0 = 5;
int x_1;
x_1 = 6;
y_0 = x_1;
```

new scope. Add x with a new name

symbol table hash table stack

x: (INT, VAR, "x\_1")

What happens with multiple scopes?

```
int x;
int y;
x = 5;
{
   int x;
   x = 6;
}
{
   int x;
   x = 1;
   y = x;
}
```

What happens with multiple scopes?

```
int x;
int y;
x = 5;
{
    int x;
    x = 6;
}
{
    int x;
    y = x;
}
```

What if x is uninitialized?

### Class-IR

Remind ourselves what we are compiling

```
void test4(float &x) {
   int i;
   for (i = 0; i < 100; i = i + 1) {
      x = x + i;
   }
}</pre>
```

We only need new names for program variables, not for IO variables

```
unit := ID
                   How do we know whether to make an IO node or a Var node?
   id name = self.to_match[1]
   id data = # get id data from the symbol table
   eat("ID")
   if (id data.id_type == IO)
       return ASTIOIDNode(id_name, id_data.data_type)
   else
       return ASTVarIDNode(id data.new name, id data.data type)
     id data should contain:
     id_type: IO or Var
     data type: int or float
     new_name: new unique name
```

### Look at homework

# See everyone on Friday!

• Finish up talking about intermediate representaitons