
CSE113: Parallel Programming

Feb. 25, 2022

• Topics:

- Finishing up memory models
 - An cautionary tale
 - portability
- Reasoning about schedulers
 - Labeled transition systems



Announcements

- HW 4 is out
 - Due in 1 week
 - Please don't share timing results until next Monday
 - We will discuss a few issues today
- Grades for HW 2 are out
 - Let us know by next Monday if you have any issues
- Grades for Midterm are on their way
 - Expect them by Monday

Today's Quiz

• Due Monday by class; please do it!

In terms of memory models, the compiler needs to ensure the following property:

- Any weak behavior allowed in the language is also allowed in the ISA
- Any weak behaviors that are disallowed in the language need to be disallowed in the ISA
- The compilation ensures that the program has sequentially consistent behavior at the ISA level
- The compiler does not need to reason about relaxed memory

The C++ relaxed memory order provides

- ono orderings at all
- orderings only between accesses of the same address
- TSO memory behaviors when run on an x86 system
- on easy way to accidentally introduce horrible bugs into your program

A program that uses mutexes and has no data conflicts does not have weak memory behaviors for which of the following reasons?

- Mutexes prevent memory accesses from happening close enough in time for weak behaviors to occur
- The OS has built in support for Mutexes that disable architecture features, such as the store buffer
- A correct mutex implementation uses fences in lock and unlock to disallow weak behaviors

Assuming you had a sequentially consistent processor, any C/++ program you ran on it would also be sequentially consistent, regardless of if there are data-conflicts or not.

- True
- False

If you put a fence after every memory instruction, would that be sufficient to disallow all weak behaviors on a weak architecture? Please write a few sentences explaining your answer.

Review

Relaxed memory models

default (sequential consistency)

L

S

L

S

S

NO NO

ISA memory models

relaxed memory order

S

different address

different address

different different address address

NO Different address

S

NO NO

S

NO	Different address
NO	Different address

S

ı

S

YES

Different address

Different address

Different address

S

TSO

PSO

RMO

Weak memory examples

Global variable:

```
int x[1] = \{0\};
int y[1] = \{0\};
```

Question: can t0 == 1 and t1 == 0?

Thread 0:

S:store(x,1) S:store(y,1)

S:store(x,1)

S:store(y,1)

Thread 1:

L:%t0 = load(y) L:%t1 = load(x)

L:%t0 = load(y)

L:%t1 = load(x)

Global variable:

```
int x[1] = \{0\};
int y[1] = \{0\};
```

Thread 0:

S:store(x,1) S:store(y,1)

S:store(x,1)

S:store(y,1)

Question: can t0 == 1 and t1 == 0?

start off thinking about sequential consistency

Thread 1:

L:%t0 = load(y)

L:%t1 = load(x)

L:%t0 = load(y)

L: %t1 = load(x)

```
Global variable:
```

```
int x[1] = \{0\};
int y[1] = \{0\};
```

start off thinking about sequential consistency

Thread 0:

S:store(x,1) S:store(y,1)

S:store(x,1)

respect program order

S:store(y,1)

L:%t0 = load(y)

L:%t1 = load(x)

satisfy constraints


Thread 1:

L:%t0 = load(y)

L:%t1 = load(x)

```
Global variable:
```


```
int x[1] = \{0\};
int y[1] = \{0\};
```



What about TSO?

```
Global variable:
```


```
int x[1] = \{0\};
int y[1] = \{0\};
```



What about TSO? NO

```
Global variable:
```


```
int x[1] = \{0\};
int y[1] = \{0\};
```



What about PSO?

```
Global variable:
```


```
int x[1] = \{0\};
int y[1] = \{0\};
```



What about PSO?


```
Global variable:
```

```
int x[1] = \{0\};
int y[1] = \{0\};
```



```
Global variable:
```


```
int x[1] = \{0\};
int y[1] = \{0\};
```



Now it is disallowed in PSO

```
Global variable:
```

```
int x[1] = \{0\};
int y[1] = \{0\};
```



What about RMO?

Global variable:

```
int x[1] = \{0\};
int y[1] = \{0\};
```


Question: can t0 == 1 and t1 == 0?

Thread 0:

S:store(x,1)

fence


S:store(y,1)



```
Global variable:
```

```
int x[1] = \{0\};
int y[1] = \{0\};
```

```
Thread 0:
S:store(x,1)
fence
S:store(y,1)
```



What about RMO? The loads can be reordered also!

```
Global variable:
```


S:store(y,1)

```
int x[1] = \{0\};
int y[1] = \{0\};
```

Question: can t0 == 1 and t1 == 0?

```
Thread 0:
S:store(x,1)
fence
```

$$L:%t1 = load(x)$$



What about RMO? add a fence

```
Global variable:
```


```
int x[1] = \{0\};
int y[1] = \{0\};
```

Thread 0:

S:store(x,1)

fence

S:store(y,1)



Now the relaxed behavior is disallowed

Compiling weak memory models

start with both of the grids for the two different memory models

language C++11 (sequential consistency)

.

NO NO

S NO NO

target machine TSO (x86)

S

L NO different address

S NO No

start with both of the grids for the two different memory models

language C++11 (sequential consistency)

L :

L NO NO

find mismatch

target machine TSO (x86)

_ S

NO different address

S

start with both of the grids for the two different memory models

language C++11 (sequential consistency)

L

S

NO

NO

L

S

NO

NO

find mismatch

Two options:

make sure stores are not reordered with later loads

make sure loads are not reordered with earlier stores


target machine TSO (x86)

. S


NO different address

S


start with both of the grids for the two different memory models




start with both of the grids for the two different memory models



start with both of the grids for the two different memory models





This should help you see why you want to reduce the number of atomic load/stores in your program

start with both of the grids for the two different memory models

language C++11 (sequential consistency)

L

S

NO	NO
NO	NO

How about this one?

target machine PSO

S

NO different address different

NO different address

S

start with both of the grids for the two different memory models

language C++11 (sequential consistency)

L !

NO NO

S NO NO

target machine PSO


_ S

NO different address

NO different address

S

start with both of the grids for the two different memory models



A few comments on homework

```
void barrier(int tid) {
    int arrival_num = atomic_fetch_add(&counter, 1);
    if (arrival_num == num_threads-1) {
        counter.store(0);
        sense.store(thread_sense[tid]);
    }
    else {
        while (sense.load() != thread_sense[tid]);
    }
    thread_sense[tid] = !thread_sense[tid];
}
```

```
void lock(int thread_id) {
  bool e = false;
  bool acquired = false;
  while (!acquired) {
    while (flag.load(memory_order_relaxed) == true);
    e = false;
    acquired = atomic_compare_exchange_strong(&flag, &e, true);
  }
}
```

```
void barrier(int tid) {
    int arrival_num = atomic_fetch_add(&counter, 1);
    if (arrival_num == num_threads-1) {
        counter.store(0);
        sense.store(thread_sense[tid]);
    }
    else {
        while (sense.load(memory_order_relaxed) != thread_sense[tid]);
    }
    thread_sense[tid] = !thread_sense[tid];
    what else
}
```


```
void lock(int thread_id) {
  bool e = false;
  bool acquired = false;
  while (!acquired) {
    while (flag.load(memory_order_relaxed) == true);
    e = false;
    acquired = atomic_compare_exchange_strong(&flag, &e, true);
  }
}
```

Given a global barrier B and a global memory location x where initially *x = 0;

```
<u>Thread 0:</u>
*x = 1;
B.barrier();
```

```
Thread 1:
B.barrier();
var = *x;
```

What happens if the store buffer isn't flushed when the barrier leaves?



what is this allowed to return?

```
void barrier(int tid) {
    int arrival_num = atomic_fetch_add(&counter, 1);
    if (arrival_num == num_threads-1) {
        counter.store(0);
        sense.store(thread_sense[tid]);
    }
    else {
        while (sense.load(memory_order_relaxed) != thread_sense[tid]);
        sense.load();
    }
        thread_sense[tid] = !thread_sense[tid];
        is needed?
}
```

```
void lock(int thread_id) {
  bool e = false;
  bool acquired = false;
  while (!acquired) {
    while (flag.load(memory_order_relaxed) == true);
    e = false;
    acquired = atomic_compare_exchange_strong(&flag, &e, true);
  }
}
```

```
void barrier(int tid) {
    int arrival_num = atomic_fetch_add(&counter, 1);
    if (arrival_num == num_threads-1) {
        counter.store(0);
        sense.store(thread_sense[tid]);
    }
    else {
        while (sense.load(memory_order_relaxed) != thread_sense[tid]);
        atomic_thread_fence(memory_order_seq_cst);
    }
    thread_sense[tid] = !thread_sense[tid];
    is needed?
}
```

```
void lock(int thread_id) {
  bool e = false;
  bool acquired = false;
  while (!acquired) {
    while (flag.load(memory_order_relaxed) == true);
    e = false;
    acquired = atomic_compare_exchange_strong(&flag, &e, true);
  }
}
```

On to new material

Schedule

- Finishing up relaxed memory models:
 - A cautionary tale
 - porting between memory models
- Reasoning about schedulers
 - labeled transition systems

Schedule

- Finishing up relaxed memory models:
 - A cautionary tale
 - porting between memory models
- Reasoning about schedulers
 - labeled transition systems

A cautionary tale

```
Thread 0:
m.lock();
display.enq(triangle0);
m.unlock();
```

```
Thread 1:
m.lock();
display.enq(triangle1);
m.unlock();
```

```
Thread 0:
m.lock();
display.enq(triangle0);
m.unlock();
```

```
Thread 1:
m.lock();
display.enq(triangle1);
m.unlock();
```

We know how lock and unlock are implemented

```
Thread 0:
SPIN:CAS(mutex,0,1);
display.enq(triangle0);
store(mutex,0);
```

```
Thread 1:
SPIN:CAS(mutex,0,1);
display.enq(triangle1);
store(mutex,0);
```

We know how lock and unlock are implemented We also know how a queue is implemented

```
Thread 0:
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
```

```
Thread 1:
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle1);
store(head, %i+1);
store(mutex,0);
```

We know how lock and unlock are implemented We also know how a queue is implemented

What is an execution?

```
Thread 0:
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
```

```
Thread 1:
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle1);
store(head, %i+1);
store(mutex,0);
```

CAS(mutex, 0, 1);

if blue goes first
it gets to complete
its critical section
while thread 1 is spinning

```
Thread 0:
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
```

```
Thread 1:
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle1);
store(head, %i+1);
store(mutex,0);
```

```
CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
```

Thread 0: SPIN:CAS(mutex,0,1); %i = load(head); store(buffer+i, triangle0); store(head, %i+1); store(mutex,0);

```
Thread 1:
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle1);
store(head, %i+1);
store(mutex,0);
```

```
CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
```

now yellow gets a change to go

Thread 0: SPIN:CAS(mutex,0,1); %i = load(head); store(buffer+i, triangle0); store(head, %i+1); store(mutex,0);

```
Thread 1:
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle1);
store(head, %i+1);
store(mutex,0);
```

```
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
CAS(mutex, 0, 1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
```

CAS(mutex, 0, 1);

now yellow gets a change to go

```
Thread 0:
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
```

```
Thread 1:
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle1);
store(head, %i+1);
store(mutex,0);
```

_

NO Different address

NO Different address

```
CAS(mutex, 0, 1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
CAS(mutex, 0, 1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
```

```
Thread 0:
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
```

```
Thread 1:
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle1);
store(head, %i+1);
store(mutex,0);
```

L .

NO Different address

NO Different address

```
CAS(mutex, 0, 1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
CAS(mutex, 0, 1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
```

```
Thread 0:
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
```

```
Thread 1:
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle1);
store(head, %i+1);
store(mutex,0);
```

L S

NO Different address

NO Different address

```
CAS(mutex, 0, 1);
%i = load(head);
store(buffer+i, triangle0);
store(mutex,0);
CAS(mutex, 0, 1);
%i = load(head);
store(head, %i+1);
store(buffer+i, triangle1);
store(head, %i+1);
store(mutex,0);
```

What just happened if this store moves?


Nvidia in 2015


Nvidia architects implemented a weak memory model


Nvidia programmers expected a strong memory model

Mutexes implemented without fences!

Nvidia in 2015














bug found in two Nvidia textbooks

We implemented a side-channel attack that made the bugs appear more frequently

These days Nvidia has a very well-specified memory model!

```
Thread 0:
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
```

```
Thread 1:
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle1);
store(head, %i+1);
store(mutex,0);
```

_

NO Different address

NO Different address

```
CAS(mutex, 0, 1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
CAS(mutex, 0, 1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
```

How to fix the issue?

L S

NO Different

S NO Different address

```
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
CAS(mutex, 0, 1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
```

CAS(mutex, 0, 1);

How to fix the issue?

your unlock function should contain a fence!

L S

NO Different address

NO Different address

```
CAS(mutex, 0, 1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
     fence;
                      No instructions
store(mutex,0);
                      can move after
                      the mutex store!
CAS(mutex, 0, 1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
```

How to fix the issue?

your unlock function should contain a fence!

Schedule

- Finishing up relaxed memory models:
 - A cautionary tale
 - porting between memory models
- Reasoning about schedulers
 - labeled transition systems

Memory Model Strength

• If one memory model M0 allows more relaxed behaviors than another memory model M1, then M0 is more *relaxed* (or *weaker*) than M1.

• It is safe to run a program written for M0 on M1. But not vice versa

S S S Different Different Different NO NO YES address address address Different Different Different S NO NO NO address address address

TSO

PSO

RMO

Schedule

- Finishing up relaxed memory models:
 - A cautionary tale
 - porting between memory models
- Reasoning about schedulers
 - labeled transition systems

• When you write a concurrent program, how do you think about what can happen?

• When you write a concurrent program, how do you think about what can happen?

Interleavings?

• When you write a concurrent program, how do you think about what can happen?

Interleavings?

• RMWs?

• When you write a concurrent program, how do you think about what can happen?

Interleavings?

• RMWs?

Thread Sanitizer?

 When you write a concurrent program, how do you think about what can happen?

Interleavings?

• RMWs?

Thread Sanitizer?

Run the program and pray to the gods of concurrency?

Think about two threads accessing the bank account

getting paid

```
Thread 0:
//lock
while(CAS(&m,0,1) == false);
int tmp = *bank_account;
tmp++;
*bank_account = tmp;
m.store(0); //unlock
```

buying coffee

```
Thread 1:
//lock
while(CAS(&m,0,1) == false);
int tmp = *bank_account;
tmp--;
*bank_account = tmp;
m.store(0); //unlock
```

```
Thread 0:
//lock
while(CAS(&m,0,1) == false);
int tmp = *bank_account;
tmp++;
*bank_account = tmp;
m.store(0); //unlock
```

```
Thread 1:
//lock
while(CAS(&m,0,1) == false);
int tmp = *bank_account;
tmp--;
*bank_account = tmp;
m.store(0); //unlock
```

```
Thread 0:
//lock
while(CAS(&m,0,1) == false);
int tmp = *bank_account;
tmp++;
*bank_account = tmp;
m.store(0); //unlock
```

```
Thread 1:
//lock
while(CAS(&m,0,1) == false);
int tmp = *bank_account;
tmp--;
*bank_account = tmp;
m.store(0); //unlock
```

step 1 pick a thread

```
Thread 0:
//lock
while(CAS(&m,0,1) == false);
int tmp = *bank_account;
tmp++;
*bank_account = tmp;
m.store(0); //unlock
```

```
Thread 1:
//lock
while(CAS(&m,0,1) == false);
int tmp = *bank_account;
tmp--;
*bank_account = tmp;
m.store(0); //unlock
```

step 1 pick a thread

```
Thread 0:
//lock
while(CAS(&m,0,1) == false);
int tmp = *bank_account;
tmp++;
*bank_account = tmp;
m.store(0); //unlock
```

```
Thread 1:
//lock
while(CAS(&m,0,1) == false);
int tmp = *bank_account;
tmp--;
*bank_account = tmp;
m.store(0); //unlock
```

acquired lock

```
while(CAS(&m,0,1) == false);
```

step 1 pick a thread

```
Thread 0:
//lock
while(CAS(&m,0,1) == false);
int tmp = *bank_account;
tmp++;
*bank_account = tmp;
m.store(0); //unlock
```

```
Thread 1:
//lock
while(CAS(&m,0,1) == false);
int tmp = *bank_account;
tmp--;
*bank_account = tmp;
m.store(0); //unlock
```

acquired lock

while(CAS(&m,0,1) == false);

step 1 pick a thread

Keep track of next instruction
to execute

```
Thread 0:
//lock
while(CAS(&m,0,1) == false);
int tmp = *bank_account;
tmp++;
*bank_account = tmp;
m.store(0); //unlock
```

```
Thread 1:
//lock
while(CAS(&m,0,1) == false);
int tmp = *bank_account;
tmp--;
*bank_account = tmp;
m.store(0); //unlock
```

acquired lock

```
while(CAS(\&m,0,1) == false);
```

step 1 pick a thread

Keep track of next instruction
to execute

```
Thread 0:
//lock
while(CAS(&m,0,1) == false);
int tmp = *bank_account;
tmp++;
*bank_account = tmp;
m.store(0); //unlock
```

```
Thread 1:
//lock
while(CAS(&m,0,1) == false);
int tmp = *bank_account;
tmp--;
*bank_account = tmp;
m.store(0); //unlock
```

acquired lock while(CAS(&m,0,1) == false);

step 1 pick a thread

Keep track of next instruction
to execute

pick the next thread to execute

```
Thread 0:
//lock
while(CAS(&m,0,1) == false);
int tmp = *bank_account;
tmp++;
*bank_account = tmp;
m.store(0); //unlock
```

```
Thread 1:
//lock
while(CAS(&m,0,1) == false);
int tmp = *bank_account;
tmp--;
*bank_account = tmp;
m.store(0); //unlock
```

acquired lock while(CAS(&m,0,1) == false);

step 1 pick a thread

Keep track of next instruction
to execute

pick the next thread to execute

```
Thread 0:
//lock
while(CAS(&m,0,1) == false);
int tmp = *bank_account;
tmp++;
*bank_account = tmp;
m.store(0); //unlock
```

```
Thread 1:
//lock
while(CAS(&m,0,1) == false);
int tmp = *bank_account;
tmp--;
*bank_account = tmp;
m.store(0); //unlock
```

while(CAS(&m,0,1) == false); acquired lock Tried and failed while (CAS(&m, 0, 1) == false);

step 1 pick a thread

Keep track of next instruction
to execute

pick the next thread to execute

```
Thread 0:
//lock
while(CAS(&m,0,1) == false);
int tmp = *bank_account;
tmp++;
*bank_account = tmp;
m.store(0); //unlock
```

```
Thread 1:
//lock
while(CAS(&m,0,1) == false);
int tmp = *bank_account;
tmp--;
*bank_account = tmp;
m.store(0); //unlock
```

acquired lock while (CAS(&m,0,1) == false); Tried and failed while (CAS(&m, 0, 1) == false);

step 1 pick a thread

Keep track of next instruction
to execute

pick the next thread to execute

Keep track of next instruction to execute

```
Thread 0:
//lock
while(CAS(&m,0,1) == false);
int tmp = *bank_account;
tmp++;
*bank_account = tmp;
m.store(0); //unlock
```

```
Thread 1:
//lock
while(CAS(&m,0,1) == false);
int tmp = *bank_account;
tmp--;
*bank_account = tmp;
m.store(0); //unlock
```

acquired lock while (CAS(&m,0,1) == false);Tried and failed while (CAS(&m, 0, 1) == false);

step 1 pick a thread

Keep track of next instruction
to execute

pick the next thread to execute

Keep track of next instruction to execute

which thread to pick next?

```
Thread 0:
//lock
while(CAS(&m,0,1) == false);
int tmp = *bank_account;
tmp++;
*bank_account = tmp;
m.store(0); //unlock
```

```
Thread 1:
//lock
while(CAS(&m,0,1) == false);
int tmp = *bank_account;
tmp--;
*bank_account = tmp;
m.store(0); //unlock
```

acquired lock while (CAS(&m,0,1) == false);Tried and failed while (CAS(&m, 0, 1) == false); while (CAS(&m, 0, 1) == false);

step 1 pick a thread

Keep track of next instruction
to execute

pick the next thread to execute

Keep track of next instruction to execute

which thread to pick next?

```
Thread 0:
//lock
while(CAS(&m,0,1) == false);
int tmp = *bank_account;
tmp++;
*bank_account = tmp;
m.store(0); //unlock
```

```
Thread 1:
//lock
while(CAS(&m,0,1) == false);
int tmp = *bank_account;
tmp--;
*bank_account = tmp;
m.store(0); //unlock
```

acquired lock while (CAS(&m,0,1) == false);Tried and failed while (CAS(&m, 0, 1) == false); while (CAS(&m, 0, 1) == false); What happens if we keep picking thread 1?

step 1 pick a thread


Keep track of next instruction
to execute

pick the next thread to execute

Keep track of next instruction to execute

```
Thread 0:
//lock
while(CAS(&m,0,1) == false);
int tmp = *bank_account;
tmp++;
*bank_account = tmp;
m.store(0); //unlock
```

```
Thread 1:
//lock
while(CAS(&m,0,1) == false);
int tmp = *bank_account;
tmp--;
*bank_account = tmp;
m.store(0); //unlock
```



Can this keep going forever?

Is this program guaranteed to terminate?

Why? Why not?

global timeline

A new way to represent concurrent executions

Global timeline fails to capture the full picture

- Introducing Labelled Transition System (LTS)
 - Concurrent execution in a graph form.

```
Thread 1:
1.0: while(CAS(&m,0,1) == false); //lock
    // critical section
1.1: m.store(0); //unlock
```

Lets only think about the locks and unlocks assume any critical section


```
Thread 0:
0.0: while(CAS(&m,0,1) == false); //lock
    // critical section
0.1: m.store(0); //unlock
```

```
Thread 1:
1.0: while(CAS(&m,0,1) == false); //lock
    // critical section
1.1: m.store(0); //unlock
```

program location

Lets only think about the locks and unlocks assume any critical section

Start making our graph, with a starting node:



```
Thread 1:
1.0: while(CAS(&m,0,1) == false); //lock
    // critical section
1.1: m.store(0); //unlock
```

Start making our graph, with a starting node:

```
m:0
0:next_i:0.0
1:next_i:1.0
```

global variable values

```
Thread 1:
1.0: while(CAS(&m,0,1) == false); //lock
    // critical section
1.1: m.store(0); //unlock
```

```
Thread 0:
0.0: while(CAS(&m,0,1) == false); //lock
    // critical section
0.1: m.store(0); //unlock
```

Start making our graph, with a starting node:

```
m:0
0:next_i:0.0
1:next_i:1.0
```

global variable values next instructions to execute


```
Thread 1:
1.0: while(CAS(&m,0,1) == false); //lock
    // critical section
1.1: m.store(0); //unlock
```

```
Thread 0:
0.0: while(CAS(&m,0,1) == false); //lock
    // critical section
0.1: m.store(0); //unlock
```

```
| label:0
| m:0
| 0:next_i:0.0
| 1:next_i:1.0
```

```
Thread 0:
0.0: while(CAS(&m,0,1) == false); //lock
    // critical section
0.1: m.store(0); //unlock
```

```
Thread 1:
1.0: while(CAS(&m,0,1) == false); //lock
    // critical section
1.1: m.store(0); //unlock
```



two choices: thread 0 executes, or thread 1 executes

```
Thread 0:
0.0: while(CAS(&m,0,1) == false); //lock
    // critical section
0.1: m.store(0); //unlock
```

```
label:1
                        m:??
                        0:next_i:??
                        1:next_i:??
           Thread 0
   label:0
m:0
0:next_i:0.0
1:next_i:1.0
        Thread 1
```

```
Thread 1:
1.0: while(CAS(&m,0,1) == false); //lock
    // critical section
1.1: m.store(0); //unlock
```

```
Thread 0:
0.0: while(CAS(&m,0,1) == false); //lock
    // critical section
0.1: m.store(0); //unlock
```

```
label:1
                        m:1
                        0:next_i:0.1
                        1:next_i:1.0
           Thread 0
   label:0
m:0
0:next_i:0.0
1:next_i:1.0
        Thread 1
```

```
label:1
                        m:1
                        0:next i:0.1
                        1:next_i:1.0
           Thread 0
   label:0
m:0
0:next_i:0.0
1:next_i:1.0
        Thread 1
                            label:2
                        m:??
                        0:next i:??
                        1:next_i:??
```


```
Thread 1:
1.0: while(CAS(&m,0,1) == false); //lock
    // critical section
1.1: m.store(0); //unlock
```

```
label:1
                        m:1
                        0:next i:0.1
                        1:next_i:1.0
           Thread 0
   label:0
m:0
0:next_i:0.0
1:next_i:1.0
         Thread 1
                            label:2
                        m:1
                        0:next i:0.0
                        1:next_i:1.1
```

```
Thread 0:
0.0: while(CAS(&m,0,1) == false); //lock
    // critical section
0.1: m.store(0); //unlock
```


```
label:1
                        m:1
                        0:next i:0.1
                        1:next_i:1.0
           Thread 0
   label:0
m:0
0:next i:0.0
1:next_i:1.0
                                     T0
         Thread 1
                            label:2
                                          T1
                        m:1
                        0:next i:0.0
                        1:next_i:1.1
```

```
Thread 1:
1.0: while(CAS(&m,0,1) == false); //lock
    // critical section
1.1: m.store(0); //unlock
```




```
Thread 0:
0.0: while(CAS(&m,0,1) == false); //lock
    // critical section
0.1: m.store(0); //unlock
```

```
Thread 1:
1.0: while(CAS(&m,0,1) == false); //lock
    // critical section
1.1: m.store(0); //unlock
```




```
Thread 0:
0.0: while(CAS(&m,0,1) == false); //lock
    // critical section
0.1: m.store(0); //unlock
```




```
Thread 0:
0.0: while(CAS(&m,0,1) == false); //lock
    // critical section
0.1: m.store(0); //unlock
```


```
Thread 1:
1.0: while(CAS(&m,0,1) == false); //lock
    // critical section
1.1: m.store(0); //unlock
```




```
Thread 0:
0.0: while(CAS(&m,0,1) == false); //lock
    // critical section
0.1: m.store(0); //unlock
```

```
Thread 1:
1.0: while(CAS(&m,0,1) == false); //lock
    // critical section
1.1: m.store(0); //unlock
```









```
Thread 0:
                                                         Thread 1:
                                                         1.0: while (CAS(\&m, 0, 1) == false); //lock
0.0: while (CAS(\&m, 0, 1) == false); //lock
     // critical section
                                                               // critical section
0.1: m.store(0); //unlock
                                                         1.1: m.store(0); //unlock
                             label:1
                          m:1
                          0:next i:0.1
                          1:next_i:1.0
                                                                                                     label:5
             Thread 0
                                                                                                 m:0
      label:0
                                                                                                 0:next i:END
                                                                                                 1:next_i:END
  m:0
  0:next_i:0.0
   1:next i:1.0
                                                                                            T0
                              T0
            Thread 1
                              label:2
                                                      label:3
                                                                              label:4
                                           T1
                                                                   T0
                                                                           m:1
                          m:1
                                                  m:0
                          0:next i:0.0
                                                  0:next i:0.0
                                                                           0:next i:0.1
                          1:next_i:1.1
                                                  1:next i:END
                                                                           1:next i:END
```

```
Thread 0:
                                                          Thread 1:
                                                          1.0: while (CAS(\&m, 0, 1) == false); //lock
0.0: while (CAS(\&m, 0, 1) == false); //lock
     // critical section
                                                               // critical section
0.1: m.store(0); //unlock
                                                          1.1: m.store(0); //unlock
                             label:1
                          m:1
                          0:next i:0.1
                          1:next_i:1.0
                                                                                                     label:5
             Thread 0
                                                                                                 m:0
      label:0
                                                                                                 0:next i:END
                                                                                                 1:next_i:END
  m:0
                                                         Now from label 1
  0:next_i:0.0
   1:next i:1.0
                                                                                            T0
                              T0
            Thread 1
                              label:2
                                                      label:3
                                                                              label:4
                                           T1
                                                                   T0
                                                                           m:1
                          m:1
                                                   m:0
                          0:next i:0.0
                                                   0:next i:0.0
                                                                           0:next i:0.1
                          1:next_i:1.1
                                                   1:next i:END
                                                                           1:next i:END
```


```
Thread 0:
0.0: while(CAS(&m,0,1) == false); //lock
    // critical section
0.1: m.store(0); //unlock
```




```
Thread 0:
0.0: while(CAS(&m,0,1) == false); //lock
    // critical section
0.1: m.store(0); //unlock
```



```
Thread 0:
0.0: while(CAS(&m,0,1) == false); //lock
    // critical section
0.1: m.store(0); //unlock
```



```
Thread 0:
0.0: while(CAS(&m,0,1) == false); //lock
    // critical section
0.1: m.store(0); //unlock
label:1
m:1
TO m:0
```



This is called an LTS

- A graph:
 - Each state encodes all variables/values and what the next instruction to execute is
 - Each edge out of a node is the different threads that can execute
 - A concurrent execution is any path through the LTS


```
Thread 0:
                                                                    Thread 1:
0.0: while (CAS(\&m, 0, 1) == false); //lock
                                                                    1.0: while (CAS(&m,0,1) == false); //lock
       // critical section
                                                                           // critical section
0.1: m.store(0); //unlock
                                                                    1.1: m.store(0); //unlock
                                                                                             label:7
                                                                label:6
                                   label:1
                                                   T0
                                                                                T1
                               m:1
                                                            m:0
                                                                                        m:1
                               0:next i:0.1
                                                            0:next i:END
                                                                                         0:next i:END
                               1:next_i:1.0
                                                            1:next i:1.0
                                                                                         1:next i:1.1
                                                                                                                       label:5
                Thread 0
                                                                                                            T1
                                                                                                                  m:0
       label:0
                                                                                                                  0:next i:END
                                                                                                                  1:next i:END
   m:0
                                                                    Examples:
                                            T1
   0:next i:0.0
                                                                    0 \rightarrow 1 \rightarrow 6 \rightarrow 7 \rightarrow 5
   1:next i:1.0
                                                                    0 \rightarrow 2 \rightarrow 2 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 5
                                                                                                             T0
                                   T0
              Thread 1
                                   label:2
                                                                label:3
                                                                                            label:4
                                                   T1
                                                                               T0
                                                            m:0
                                                                                        m:1
                               m:1
                               0:next i:0.0
                                                            0:next i:0.0
                                                                                         0:next i:0.1
                               1:next i:1.1
                                                            1:next i:END
                                                                                         1:next i:END
```

What is this good for?

• Given this LTS, what kind of questions can we ask?

- Example:
 - At the end of the program, I want to prove that the mutex will not be taken

```
Thread 0:
0.0: while(CAS(&m,0,1) == false); //lock
    // critical section
0.1: m.store(0); //unlock
```



Safety property

- Something bad will never happen
 - i.e. the program will not exit with the mutex taken
 - can be specified with assert statements in the program
- Easy to check in a LTS: just search the states
 - You have all the values, easy to check if something is wrong!

However...

Safety is only half of the picture

- Self driving car example:
 - Design a car that never crashes (safety property)

However...

Safety is only half of the picture

- Self driving car example:
 - Design a car that never crashes (safety property)
 - Easy! Just design a car that can't move!
 - We need include something else in the specification:

Liveness property

Something good will eventually happen

- Examples:
 - The mutex program will eventually terminate
 - The self driving car will eventually reach its destination
- More difficult to reason about that safety properties

```
Thread 0:
                                                            Thread 1:
0.0: while (CAS(\&m, 0, 1) == false); //lock
                                                            1.0: while (CAS(&m,0,1) == false); //lock
      // critical section
                                                                  // critical section
0.1: m.store(0); //unlock
                                                            1.1: m.store(0); //unlock
Is this program
guaranteed to
                                                                                 label:7
                                                        label:6
                               label:1
terminate?
                                             T0
                                                                      T1
                           m:1
                                                     m:0
                                                                              m:1
What could go
                           0:next i:0.1
                                                     0:next i:END
                                                                              0:next i:END
wrong?
                           1:next_i:1.0
                                                     1:next i:1.0
                                                                              1:next i:1.1
                                                                                                        label:5
              Thread 0
                                                                                               T1
                                                                                                    m:0
      label:0
                                                                                                    0:next i:END
                                                                                                    1:next_i:END
   m:0
                                       T1
   0:next i:0.0
   1:next i:1.0
                                                                                                T0
                               T0
            Thread 1
                               label:2
                                                        label:3
                                                                                 label:4
                                             T1
                                                                      T0
                                                                              m:1
                           m:1
                                                     m:0
                           0:next i:0.0
                                                     0:next i:0.0
                                                                              0:next i:0.1
                           1:next i:1.1
                                                     1:next i:END
                                                                              1:next i:END
```

```
Thread 0:
                                                                         Thread 1:
0.0: while (CAS(\&m, 0, 1) == false); //lock
                                                                         1.0: while (CAS(&m,0,1) == false); //lock
       // critical section
                                                                                // critical section
0.1: m.store(0); //unlock
                                                                         1.1: m.store(0); //unlock
Is this program
guaranteed to
                                                                                                   label:7
                                                                    label:6
                                     label:1
terminate?
                                                       T0
                                                                                     T1
                                 m:1
                                                                m:0
                                                                                               m:1
What could go
                                 0:next i:0.1
                                                                0:next i:END
                                                                                               0:next i:END
wrong?
                                 1:next i:1.0
                                                                1:next i:1.0
                                                                                               1:next i:1.1
                                                                                                                               label:5
                 Thread 0
                                                                                                                   T1
                                                                                                                          m:0
        label:0
                                                                                                                          0:next i:END
                                                                                                                          1:next i:END
    m:0
                                                                         Forever?
                                                T1
    0:next i:0.0
                                                                         0 \rightarrow 1 \dots
    1:next i:1.0
                                                                         0 \rightarrow 2 \dots
                                                                                                                     T0
                                      T0
               Thread 1
                                      label:2
                                                                    label:3
                                                                                                   label:4
                                                       T1
                                                                                     T0
                                                                m:0
                                                                                               m:1
                                 m:1
                                 0:next i:0.0
                                                                0:next i:0.0
                                                                                               0:next i:0.1
                                 1:next i:1.1
                                                                1:next i:END
                                                                                               1:next i:END
```

Liveness

- Starvation cycles
 - There exists a thread that can break the system out of a cycle, but that thread never executes (i.e. it is starved).
- Can starvation cycles happen?

Liveness

- Starvation cycles
 - There exists a thread that can break the system out of a cycle, but that thread never executes (i.e. it is starved).
- Can starvation cycles happen?
 - Depends on your scheduler!
 - With no scheduler guarantees, they cannot be ruled out!

Liveness

- Starvation cycles
 - There exists a thread that can break the system out of a cycle, but that thread never executes (i.e. it is starved).
- Can starvation cycles happen?
 - Depends on your scheduler!
 - With no scheduler guarantees, they cannot be ruled out!
- Note that we are talking about scheduler specifications, actual implementations are very complicated (take an OS class to learn more)

The fair scheduler

- every thread that has not terminated will "eventually" get a chance to execute.
 - "concurrent forward progress": defined by C++
 not guaranteed, but encouraged (and likely what you will observe)
 - "weakly fair scheduler": defined by classic concurrency textbooks
- The fair scheduler disallows starvation cycles
 - waiting will always be finite (but no bounds on time)

```
Thread 0:
                                                                         Thread 1:
0.0: while (CAS(&m,0,1) == false); //lock
                                                                         1.0: while (CAS(&m, 0, 1) == false); //lock
       // critical section
                                                                                // critical section
0.1: m.store(0); //unlock
                                                                         1.1: m.store(0); //unlock
What about a
fair scheduler?
                                                                                                   label:7
                                                                    label:6
                                     label:1
                                                       T0
                                                                                     T1
                                 m:1
                                                                m:0
                                                                                              m:1
                                 0:next i:0.1
                                                                0:next i:END
                                                                                               0:next i:END
                                 1:next i:1.0
                                                                1:next i:1.0
                                                                                               1:next i:1.1
                                                                                                                               label:5
                 Thread 0
                                                                                                                   T1
                                                                                                                          m:0
        label:0
                                                                                                                          0:next i:END
                                                                                                                          1:next i:END
    m:0
                                                                         Forever?
                                               T1
    0:next i:0.0
                                                                         0 \rightarrow 1 \dots
    1:next i:1.0
                                                                         0 \rightarrow 2 \dots
                                                                                                                    T0
                                      T0
               Thread 1
                                      label:2
                                                                    label:3
                                                                                                  label:4
                                                      T1
                                                                                     T0
                                                                                              m:1
                                 m:1
                                                                m:0
                                 0:next i:0.0
                                                                0:next i:0.0
                                                                                              0:next i:0.1
                                 1:next i:1.1
                                                                1:next i:END
                                                                                              1:next i:END
```

```
Thread 0:
                                                                         Thread 1:
0.0: while (CAS(&m,0,1) == false); //lock
                                                                         1.0: while (CAS(&m, 0, 1) == false); //lock
       // critical section
                                                                                // critical section
0.1: m.store(0); //unlock
                                                                         1.1: m.store(0); //unlock
What about a
fair scheduler?
                                                                                                   label:7
                                                                    label:6
                                     label:1
                                                       T0
                                                                                     T1
                                 m:1
                                                                m:0
                                                                                              m:1
                                 0:next i:0.1
                                                                0:next i:END
                                                                                               0:next i:END
                                 1:next i:1.0
                                                                1:next i:1.0
                                                                                               1:next i:1.1
                                                                                                                               label:5
                 Thread 0
                                                                                                                   T1
                                                                                                                          m:0
        label:0
                                                                                                                          0:next i:END
                                                                                                                          1:next i:END
    m:0
                                                                         Forever?
                                                T1
    0:next i:0.0
                                                                         0 \rightarrow 1 \dots
    1:next i:1.0
                                                                         0 \rightarrow 2 \dots
                                                                                                                    T0
                                      T0
               Thread 1
                                      label:2
                                                                    label:3
                                                                                                  label:4
                                                      T1
                                                                                     T0
                                                                                              m:1
                                 m:1
                                                                m:0
                                 0:next i:0.0
                                                                0:next i:0.0
                                                                                               0:next i:0.1
                                 1:next i:1.1
                                                                1:next i:END
                                                                                               1:next i:END
```

```
Thread 0:
                                                                         Thread 1:
0.0: while (CAS(\&m, 0, 1) == false); //lock
                                                                         1.0: while (CAS(&m, 0, 1) == false); //lock
       // critical section
                                                                                // critical section
0.1: m.store(0); //unlock
                                                                         1.1: m.store(0); //unlock
What about a
fair scheduler?
                                                                                                   label:7
                                                                    label:6
                                     label:1
                                                       T0
                                                                                     T1
                                 m:1
                                                                m:0
                                                                                               m:1
                                 0:next i:0.1
                                                                0:next i:END
                                                                                               0:next i:END
                                 1:next i:1.0
                                                                1:next i:1.0
                                                                                               1:next i:1.1
                                                                                                                               label:5
                 Thread 0
                                                                                                                   T1
                                                                                                                          m:0
        label:0
                                                                                                                          0:next i:END
                                                                                                                          1:next i:END
    m:0
                                                                         Forever?
                                               T1
    0:next i:0.0
                                                         disallowed!
                                                                         0 \rightarrow 1 \dots
    1:next i:1.0
                                                                         0 \rightarrow 2 \dots
                                                                                                                    T0
                                      T0
               Thread 1
                                      label:2
                                                                    label:3
                                                                                                   label:4
                                                       T1
                                                                                     T0
                                                                                               m:1
                                 m:1
                                                                m:0
                                 0:next i:0.0
                                                                0:next i:0.0
                                                                                               0:next i:0.1
                                 1:next i:1.1
                                                                1:next i:END
                                                                                               1:next i:END
```

```
Thread 0:
                                                                         Thread 1:
0.0: while (CAS(\&m, 0, 1) == false); //lock
                                                                         1.0: while (CAS(&m, 0, 1) == false); //lock
       // critical section
                                                                                // critical section
0.1: m.store(0); //unlock
                                                                         1.1: m.store(0); //unlock
What about a
fair scheduler?
                                                                                                   label:7
                                                                    label:6
                                     label:1
                                                       T0
                                                                                     T1
                                 m:1
                                                                m:0
                                                                                               m:1
                                 0:next i:0.1
                                                                0:next i:END
                                                                                               0:next i:END
                                 1:next i:1.0
                                                                1:next i:1.0
                                                                                               1:next i:1.1
                                                                                                                               label:5
                 Thread 0
                                                                                                                   T1
                                                                                                                          m:0
        label:0
                                                                                                                          0:next i:END
                                                                                                                          1:next i:END
    m:0
                                                                         Forever?
                                                T1
    0:next i:0.0
                                                         disallowed!
                                                                         0 \rightarrow 1 \dots
    1:next i:1.0
                                                                         0 \rightarrow 2 \dots
                                                                                                                    T0
                                      T0
               Thread 1
                                      label:2
                                                                    label:3
                                                                                                   label:4
                                                       T1
                                                                                     T0
                                                                                               m:1
                                 m:1
                                                                m:0
                                 0:next i:0.0
                                                                0:next i:0.0
                                                                                               0:next i:0.1
                                 1:next i:1.1
                                                                1:next i:END
                                                                                               1:next i:END
```

```
Thread 0:
                                                                         Thread 1:
0.0: while (CAS(\&m, 0, 1) == false); //lock
                                                                         1.0: while (CAS(&m,0,1) == false); //lock
       // critical section
                                                                                // critical section
0.1: m.store(0); //unlock
                                                                         1.1: m.store(0); //unlock
What about a
fair scheduler?
                                                                                                   label:7
                                                                    label:6
                                     label:1
                                                       T0
                                                                                     T1
                                 m:1
                                                                m:0
                                                                                              m:1
                                 0:next i:0.1
                                                                0:next i:END
                                                                                               0:next i:END
                                 1:next i:1.0
                                                                1:next i:1.0
                                                                                               1:next i:1.1
                                                                                                                               label:5
                 Thread 0
                                                                                                                   T1
                                                                                                                          m:0
        label:0
                                                                                                                          0:next i:END
                                                                                                                          1:next i:END
    m:0
                                                                         Forever?
                                               T1
    0:next i:0.0
                                                         disallowed!
                                                                         0 \rightarrow 1 \dots
    1:next i:1.0
                                                         disallowed!
                                                                        0 \rightarrow 2 \dots
                                                                             Only other paths
                                                                                                                    T0
                                      TO
                                                                             reach the end
               Thread 1
                                      label:2
                                                                    label:3
                                                                                                  label:4
                                                       T1
                                                                                     T0
                                                                                              m:1
                                 m:1
                                                                m:0
                                 0:next i:0.0
                                                                0:next i:0.0
                                                                                              0:next i:0.1
                                 1:next i:1.1
                                                                1:next i:END
                                                                                              1:next i:END
```

• A fair scheduler typically requires preemption



Core 0

resources



Operating System


Thread list

Thread 1


Thread 2

Thread 3


A fair scheduler typically requires preemption




A fair scheduler typically requires preemption



• A fair scheduler typically requires preemption



• A fair scheduler typically requires preemption



A fair scheduler typically requires preemption



peak into a thread object:

• A fair scheduler typically requires preemption



peak into a thread object:

Thread 1: program data local variables

Estimated to be ~30K cycles to context switch between threads

• Systems might not support preemption: e.g. GPUs

We will study some weaker schedulers on Monday

See you on Monday!

Get started on HW 4

Let us know if there are any issues with HW 2 grades

- Finishing up module 4 on Monday: weaker schedules
 - Then on to GPUs!