
CSE113: Parallel Programming

Jan. 11, 2023

- **Topic**: Architecture and Compiler Overview
 - Programming Language to ISA compilation
 - 3-address code
 - multiprocessors
 - memory hierarchy



I'm back and feeling better

Thank you for your patience!

- Homework 1 released tonight!
 - 10 days to do it
 - 3 free late days
- It will utilize github classroom and docker. There is a tutorial assignment. Please do it! (not graded, but you are expected to know it)
- Solutions require a design doc.
 - Not harshly graded but liable to lose points for low-effort
 - Forces you to think about your solution before you start

- My office hours are tomorrow:
 - 3 5 PM
 - Sign up sheet will be posted as announcement

TA and tutor Office Hours:

Jessica Dagostini

To reserve a spot - https://calendly.com/jessicadagostini/office-hours-cse113-24

- Tuesdays 10 am to 11 am Remote via Zoom
- Wednesdays 1 pm to 2 pm In-person at room BE-151

Gurpreet Dhillon

To reserve a spot - https://docs.google.com/spreadsheets/d/1D_Z7ABTYHt5sTkUaRpSM7-748I-P8LA-hbYdGugKk-I/edit?usp=sharing

- Mondays 12 pm to 1 pm Remote or in-person at BE 312 C/D
- Fridays 1 pm to 3 pm Remote or in-person at BE 151

Undergrad tutors/graders

Jacob Dickerman

Ryan Nelson (joining in February)

- Jessica updated instructions on the website
 - More up-to-date instructions, e.g., no longer uses wget

What year are you in your studies?

Jr.	17 respondents	18 %	✓
Sr.	74 respondents	80 %	
Grad Student		0 %	I
No Answer	1 respondent	1 %	

Which of the following programming languages/frameworks do you have experience with?

Python	90 respondents	99 %	✓
С	89 respondents	98 %	
C++	83 respondents	91 %	
JavaScript	59 respondents	65 [%]	
GPU Programming	3 respondents	3 %	I
Docker	33 respondents	36 %	
Unix command line	87 respondents	96 %	
console text editor (e.g. vim, emacs)	70 respondents	77 %	

0% answered correctly

Have you had previous experience with parallelism or concurrency? If so, can you briefly describe what it was?

About ½ was NO. Most of the YES were from CSE 130. Some others have seen it in personal projects

Is there anything, in particular, you hope to learn in this class? Either topics or applications?

What excites you about computer science the most? For example, is there a topic or application that you find extremely interesting?

What is one interesting thing about yourself? e.g., a hobby or a fun experience. It doesn't have to be related to CS!


My latest hobby

GPU/ML Security!

My latest hobby

GPU/ML Security!






LILY HAY NEWMAN

MATT BURGESS

SECURITY JAN 16, 2024 12:00 PM

A Flaw in Millions of Apple, AMD, and Qualcomm GPUs Could Expose Al Data

Patching every device affected by the LeftoverLocals vulnerability—which includes some iPhones, iPads, and Macs—may prove difficult.



Review

In a perfect world...

Historically this worked well











Dennard's scaling:

• Computer speed doubles every 1.5 years.



2007 2.1 GHz





However...

These trends slowed down in ~2007





2007 2.1 GHz 1.2x increase over 10 years

2017 2.5 GHz



The negotiators:
Specifications
Compiles
Runtimes
Interpreters





2 cores 4 cores

Compiler refresher

Compilation:

Language



```
int add(int a, int b) {
   return a + b;
}
```

Officially defined by the specification

ISO standard: costs \$200

~1400 pages



```
add(int, int): # @add(int, int)
push rbp
mov rbp, rsp
mov dword ptr [rbp - 4], edi
mov dword ptr [rbp - 8], esi
mov eax, dword ptr [rbp - 4]
add eax, dword ptr [rbp - 8]
pop rbp
ret
```

official specification

Intel provides a specification: *free* 2200 pages

Compilation:

Language



```
int add(int a, int b) {
   return a + b;
}
```

Officially defined by the specification

ISO standard: costs \$200

~1400 pages



```
add(int, int):
sub sp, sp, #16
str w0, [sp, #12]
str w1, [sp, #8]
ldr w8, [sp, #12]
ldr w9, [sp, #8]
add w0, w8, w9
add sp, sp, #16
ret
```

How about a more complicated program?

Quadratic formula

$$x = \frac{-b \pm \sqrt{b^2 - 4ac}}{2a}$$

$$x = (-b - sqrt(b*b - 4 * a * c)) / (2*a)$$



official specification

Intel provides a specification: *free* 2200 pages

There is not an ISA instruction that combines all these instructions!

Simplify this code:

post-order traversal, using temporary variables

```
r0 = neg(b);
r1 = b * b;
r2 = 4 * a;
r3 = r2 * c;
r4 = r1 - r3;
r5 = sqrt(r4);
r6 = r0 - r5;
r7 = 2 * a;
r8 = r6 / r7;
x = r8;
```

- This is not exactly an ISA
 - unlimited registers
 - not always a 1-1 mapping of instructions.
- but it is much easier to translate to the ISA
- We call this an intermediate representation, or IR
- Examples of IR: LLVM, SPIR-V

Memory accesses

Unless explicitly expressed in the programming language, loads and stores are split into multiple instructions!

New material – Instruction Level Parallelism

- Parallelism from a single stream of instructions.
 - Output of program must match exactly a sequential execution!

- Widely applicable:
 - most mainstream programming languages are sequential
 - most deployed hardware has components to execute ILP

• Done by a combination of programmer, compiler, and hardware

• What type of instructions can be done in parallel?

What type of instructions can be done in parallel?

two instructions can be executed in parallel if they are independent

What type of instructions can be done in parallel?

two instructions can be executed in parallel if they are independent

$$x = z + w;$$

 $a = b + c;$

Two instructions are independent if the operand registers are disjoint from the result registers

(assume all letter variables are registers)

What type of instructions can be done in parallel?

two instructions can be executed in parallel if they are independent

$$x = z + w;$$

 $a = b + c;$

Two instructions are independent if the operand registers are disjoint from the result registers

(assume all letter variables are registers)

instructions that are not independent cannot be executed in parallel

$$x = z + w;$$
 $a = b + x;$

What type of instructions can be done in parallel?

two instructions can be executed in parallel if they are independent

$$x = z + w;$$

 $a = b + c;$

Two instructions are independent if the operand registers are disjoint from the result registers

(assume all letter variables are registers)

instructions that are not independent cannot be executed in parallel


$$x = z + w;$$
 $a = b + x;$

Many times, dependencies can be easily tracked in the compiler:

How can hardware execute ILP?

• Pipeline parallelism

- Abstract mental model:
 - N-stage pipeline
 - N instructions can be in-flight
 - Dependencies stall pipeline



Pipeline

• Pipeline parallelism

 Abstract mental model for compiler:

- N-stage pipeline
- N instructions can be in-flight
- Dependencies stall pipeline

instr1;

instr2;

instr3;

stage 1

stage 2

stage 3

Pipeline

Pipeline parallelism

 Abstract mental model for compiler:

N-stage pipeline

• N instructions can be in-flight

• Dependencies stall pipeline

stage 1

stage 2

stage 3

```
instr1;
```


instr2;

instr3;

Pipeline

• Pipeline parallelism


- Abstract mental model for compiler:
 - N-stage pipeline
 - N instructions can be in-flight
 - Dependencies stall pipeline



instr3;

Pipeline parallelism

- Abstract mental model for compiler:
 - N-stage pipeline
 - N instructions can be in-flight
 - Dependencies stall pipeline



Pipeline parallelism

- Abstract mental model for compiler:
 - N-stage pipeline
 - N instructions can be in-flight
 - Dependencies stall pipeline

stage 1 stage 2 stage 3

6 cycles for 3 independent instructions

Converges to 1 instruction per cycle

Pipeline parallelism

 Abstract mental model for compiler:

- N-stage pipeline
- N instructions can be in-flight
- Dependencies stall pipeline

stage 1

stage 2

stage 3

instr1;
instr2;
instr3;

Pipeline parallelism

 Abstract mental model for compiler:

- N-stage pipeline
- N instructions can be in-flight
- Dependencies stall pipeline

stage 1

stage 2

stage 3

instr1;

What if the instructions depend on each other?

instr2;

instr3;

Pipeline parallelism

 Abstract mental model for compiler:

- N-stage pipeline
- N instructions can be in-flight
- Dependencies stall pipeline

instr2;
instr3;

Pipeline parallelism

 Abstract mental model for compiler:

N-stage pipeline

• N instructions can be in-flight

• Dependencies stall pipeline

stage 1

stage 2

stage 3

instr1;

instr2;
instr3;

Pipeline parallelism

 Abstract mental model for compiler:

• N-stage pipeline

• N instructions can be in-flight

• Dependencies stall pipeline

stage 1

stage 2

stage 3

instr2;
instr3;

Pipeline parallelism

 Abstract mental model for compiler:

- N-stage pipeline
- N instructions can be in-flight
- Dependencies stall pipeline

stage 1

stage 2

stage 3

instr2;

instr3;

Pipeline parallelism

 Abstract mental model for compiler:

- N-stage pipeline
- N instructions can be in-flight
- Dependencies stall pipeline

stage 1 stage 2 stage 3

instr3;

and so on...

Pipeline parallelism

 Abstract mental model for compiler:

- N-stage pipeline
- N instructions can be in-flight
- Dependencies stall pipeline

stage 1

stage 2

stage 3

What if the instructions depend on each other?

9 cycles for 3 instructions

converges to 3 cycles per instruction

Pipeline parallelism

 Abstract mental model for compiler:

- N-stage pipeline
- N instructions can be in-flight
- Dependencies stall pipeline

instr1;
instrX0;
instrX1;
instr2;
instrX2;
instrX3;
instrX3;

stage 1

stage 2

stage 3

Pipeline parallelism

- Abstract mental model for compiler:
 - N-stage pipeline
 - N instructions can be in-flight
 - Dependencies stall pipeline

```
instrX0;
instrX1;
instr2;
instrX2;
instrX3;
instrX3;
```

stage 1 stage 2 stage 3

instr1;

• Pipeline parallelism

- Abstract mental model for compiler:
 - N-stage pipeline
 - N instructions can be in-flight
 - Dependencies stall pipeline

```
instrX1;
instr2;
instrX2;
instrX3;
instrX3;
```


• Pipeline parallelism

- Abstract mental model for compiler:
 - N-stage pipeline
 - N instructions can be in-flight
 - Dependencies stall pipeline

```
instr2;
instrX2;
instrX3;
instr3;
```


• Pipeline parallelism


- Abstract mental model for compiler:
 - N-stage pipeline
 - N instructions can be in-flight
 - Dependencies stall pipeline



Pipeline parallelism

- Abstract mental model for compiler:
 - N-stage pipeline
 - N instructions can be in-flight
 - Dependencies stall pipeline





and so on...

We converge to 1 cycle per instruction again!

How can hardware execute ILP?

• Executing multiple instructions at once:

- Very Long Instruction Word (VLIW) architecture
 - Multiple instructions are combined into one by the compiler

- Superscalar architecture:
 - Several sequential operations are issued in parallel

How can hardware execute ILP?

- Executing multiple instructions at once:
- Superscalar architecture:
 - Several sequential operations are issued in parallel
 - hardware detects dependencies

issue-width is maximum number of instructions that can be issued in parallel

```
instr0;
instr1;
instr2;
```

How can hardware execute ILP?

- Executing multiple instructions at once:
- Superscalar architecture:
 - Several sequential operations are issued in parallel
 - hardware detects dependencies

```
issue-width is maximum number of instructions that can be issued in parallel
instr0;
instr1;
instr2;
if instr0 and instr1 are independent, they will be issued in parallel
```

It's even more complicated

- Out-of-order execution delays dependent instructions
 - Reorder buffers (RoB) track dependencies
 - Load-Store Queues (LSQ) hold outstanding memory requests

What does this look like in the real world?

- Intel Haswell (2013):
 - Issue width of 4
 - 14-19 stage pipeline
 - OoO execution
- Intel Nehalem (2008)
 - 20-24 stage pipeline
 - Issue width of 2-4
 - OoO execution
- ARM
 - V7 has 3 stage pipeline; Cortex V8 has 13
 - Cortex V8 has issue width of 2
 - OoO execution

- RISC-V
 - Ariane and Rocket are In-Order
 - 3-6 stage pipelines
 - some super scaler implementations (BOOM)

What does this mean for us?

 We should have an abstract and parametrized performance model for instruction scheduling (the order of instructions)

Try not to place dependent instructions in sequence

• Many times the compiler will help us here, but sometimes it cannot!

Three techniques to optimize for ILP

Independent for loops (loop unrolling)

Reduction for loops (loop unrolling)

Priority topological ordering (if there is time)

What is loop unrolling?

can we unroll this loop?

```
for (int i = 0; i < 12; i++) {
  a[i] = b[i] + c[i];
}</pre>
```

• for loops with independent chains of computation

```
for (int i = 0; i < SIZE; i++) {
    SEQ(i);
}</pre>
```

and let instr(N) depends on instr(N-1)

loops only write to memory addressed by the loop variable

• Simple loop unrolling:

```
for (int i = 0; i < SIZE; i+=2) {
    SEQ(i);
    SEQ(i+1);
}</pre>
```

Saves one addition and one comparison per loop, but doesn't help with ILP

• Simple loop unrolling:

```
for (int i = 0; i < SIZE; i+=2) {
    SEQ(i);
    SEQ(i+1);</pre>
```

Let green highlights indicate instructions from iteration i.

Let blue highlights indicate instructions from iteration i + 1.

• Simple loop unrolling:

```
for (int i = 0; i < SIZE; i+=2) {
    SEQ(i);
    SEQ(i+1);
}</pre>
```

Let SEQ(i,j) be the jth instruction of SEQ(i).

Let each instruction chain have N instructions

Simple loop unrolling:

```
for (int i = 0; i < SIZE; i+=2) {
    SEQ(i,1);
    SEQ(i,2);
    SEQ(i,N); // end iteration for i
    SEQ(i+1,1);
    SEQ(i+1,2);
    SEQ(i+1, N); // end iteration for i + 1
```

Let SEQ(i,j) be the jth instruction of SEQ(i).

Let each instruction chain have N instructions

Simple loop unrolling:

```
for (int i = 0; i < SIZE; i+=2) {
    SEQ(i,1);
    SEQ(i+1,1);
    SEQ(i,2);
    They can be interleaved
    SEQ(i+1,2);
    ...
    SEQ(i,N);
    SEQ(i+1, N);
}</pre>
```

Simple loop unrolling:

```
for (int i = 0; i < SIZE; i+=2) {
    SEQ(i,1);
    SEQ(i+1,1);
    SEQ(i,2);
    SEQ(i+1,2);
    ...
    SEQ(i,N);
    SEQ(i+1, N);</pre>
```

They can be interleaved

two instructions can be pipelined, or executed on a superscalar processor

This is what you are doing in part 1 of homework 1

You are playing the role of a compiler unrolling loops

• Your "compiler" is written in Python. You print out C++ code

You the code is parameterized by dependency chain and by unroll factor

 Prior approach examined loops with independent iterations and chains of dependent computations

- Now we will look at reduction loops:
 - Entire computation is dependent
 - Typically short bodies (addition, multiplication, max, min)

1 2 3	4	5	6
-------	---	---	---

addition: 21

max: 6

min: 1

• Simple implementation:

```
for (int i = 1; i < SIZE; i++) {
    a[0] = REDUCE(a[0], a[i]);
}</pre>
```

```
1 2 3 4 5 6
```

```
1 + 2 + 3 + 4 + 5 + 6
```

• Simple implementation:

```
for (int i = 1; i < SIZE; i++) {
    a[0] = REDUCE(a[0], a[i]);
}</pre>
```

What is associativity?


```
1 2 3 4 5 6
```

```
1 + 2 + 3 + 4 + 5 + 6
```


- chunk array in equal sized partitions and do local reductions
- Consider size 2:

1	2	3	4	5	6	7	8

- chunk array in equal sized partitions and do local reductions
- Consider size 2:




- chunk array in equal sized partitions and do local reductions
- Consider size 2:




Do addition reduction in base memory location

- chunk array in equal sized partitions and do local reductions
- Consider size 2:




Do addition reduction in base memory location

- chunk array in equal sized partitions and do local reductions
- Consider size 2:




Add together base locations

- chunk array in equal sized partitions and do local reductions
- Consider size 2:



Add together base locations

- chunk array in equal sized partitions and do local reductions
- Consider size 2:



Add together base locations

• Simple implementation:

```
for (int i = 1; i < SIZE/2; i++) {
    a[0] = REDUCE(a[0], a[i]);
    a[SIZE/2] = REDUCE(a[SIZE/2], a[(SIZE/2)+i]);
}
a[0] = REDUCE(a[0], a[SIZE/2])</pre>
```

• Simple implementation:

```
for (int i = 1; i < SIZE/2; i++) {
    a[0] = REDUCE(a[0], a[i]);
    a[SIZE/2] = REDUCE(a[SIZE/2], a[(SIZE/2)+i]);
}
a[0] = REDUCE(a[0], a[SIZE/2])</pre>
```

• Simple implementation:

```
for (int i = 1; i < SIZE/2; i++) {
    a[0] = REDUCE(a[0], a[i]);
    a[SIZE/2] = REDUCE(a[SIZE/2], a[(SIZE/2)+i]);
}
a[0] = REDUCE(a[0], a[SIZE/2])</pre>
```

independent instructions can be done in parallel!

 This method of chunking will likely work *somewhat* on your local machine

- It will not work on the grading server.
- You will need to figure out a different way of chunking to see speedups on the server
 - You will get 90% credit for the chunking solution
 - Full credit for a solution that works on the grading server (using ILP and loop unrolling)

Watch out!

- Our abstraction: separate dependent instructions as far as possible
- Pros:
 - Simple
- Cons:
 - Can lead to register spilling, causing expensive loads

consider instr1 and instr2 have a data dependence, and instrX's are independent

```
instr1;
instrX0;
instrX1;
instrX1;
independent instructions. If they overwrite the register storing instr1's result, then it will have to
be stored to memory and retrieved before instr2
...
```


Watch out!

- Our abstraction: separate dependent instructions as far as possible
- Pros:
 - Simple
- Cons:
 - Can lead to register spilling, causing expensive loads

Solutions include using a **resource model** to guide the topological ordering. Highly architecture dependent. Compiler algorithms become more expensive

Consider timing the compile time in your homework assignment

Memory hierarchy overview



A core executes a stream of sequential ISA instructions


A good mental model executes 1 ISA instruction per cycle

3 Ghz means 3B cycles per second 1 ISA instruction takes .33 ns

Compiled function #0

```
13
                      eax, xmm0
14
                      eax, 2147483648
15
                      xmm0, eax
16
                     dword ptr [rbp - 16], xmm0
17
                      xmm0, dword ptr [rbp - 8]
18
                     xmm0, dword ptr [rbp - 8]
                      xmm1, dword ptr [rip + .LCPI0_1]
                      xmm1, dword ptr [rbp - 4]
             mulss
                      xmm1, dword ptr [rbp - 12]
22
                      xmm0, xmm1
23
                      sqrt(float)
                     xmm1, xmm0
25
                      xmm0, dword ptr [rbp - 16]
26
                      xmm1, dword ptr [rip + .LCPI0_0]
28
                      xmm1, dword ptr [rbp - 4]
29
             divss
                     xmm0, xmm1
```

Thread 0



Core

Sometimes multiple programs want to share the same core.

Compiled function #0

```
13
                      eax, xmm0
             movd
14
                      eax, 2147483648
15
             movd
                      xmm0, eax
                      dword ptr [rbp - 16], xmm0
16
             movss
17
                      xmm0, dword ptr [rbp - 8]
             movss
18
                      xmm0, dword ptr [rbp - 8]
             mulss
19
                      xmm1, dword ptr [rip + .LCPI0_1]
             movss
20
                      xmm1, dword ptr [rbp - 4]
             mulss
21
             mulss
                      xmm1, dword ptr [rbp - 12]
22
             subss
                      xmm0, xmm1
23
             call
                      sqrt(float)
24
                      xmm1, xmm0
             movaps
25
             movss
                      xmm0, dword ptr [rbp - 16]
26
                      xmm0, xmm1
             subss
27
             movss
                      xmm1, dword ptr [rip + .LCPI0_0]
28
             mulss
                      xmm1, dword ptr [rbp - 4]
                      xmm0, xmm1
29
             divss
```

Compiled function #1

```
AMOTA POT [TDP - TO], MINIO
        xmm0, dword ptr [rbp - 8]
movss
        xmm0, dword ptr [rbp - 8]
mulss
movss
        xmm1, dword ptr [rip + .LCPI0_1]
        xmm1, dword ptr [rbp - 4]
mulss
        xmm1, dword ptr [rbp - 12]
mulss
        xmm0, xmm1
subss
call
        sqrt(float)
        xmm1, xmm0
movaps
        xmm0, dword ptr [rbp - 16]
movss
        xmm0, xmm1
subss
        xmm1, dword ptr [rip + .LCPI0_0]
movss
        xmm1, dword ptr [rbp - 4]
mulss
        xmm0, xmm1
divss
        rsp, 16
add
```

Thread 1

Thread 0

CO


Core

Sometimes multiple programs want to share the same core.

Compiled function #0

```
13
                      eax, xmm0
             movd
14
                      eax, 2147483648
15
             movd
                      xmm0, eax
16
                      dword ptr [rbp - 16], xmm0
             movss
17
                      xmm0, dword ptr [rbp - 8]
             movss
18
                      xmm0, dword ptr [rbp - 8]
             mulss
19
                      xmm1, dword ptr [rip + .LCPI0 1]
             movss
20
                      xmm1, dword ptr [rbp - 4]
             mulss
21
             mulss
                      xmm1, dword ptr [rbp - 12]
22
             subss
                      xmm0, xmm1
23
             call
                      sqrt(float)
                      xmm1, xmm0
24
             movaps
25
             movss
                      xmm0, dword ptr [rbp - 16]
26
                      xmm0, xmm1
             subss
27
             movss
                      xmm1, dword ptr [rip + .LCPI0 0]
28
             mulss
                      xmm1, dword ptr [rbp - 4]
29
             divss
                      xmm0, xmm1
```

Compiled function #1





Thread 0





CO

The OS can preempt a thread (remove it from the hardware resource)

Core

Sometimes multiple programs want to share the same core.

This is called concurrency: multiple threads taking turns executing on the same hardware resource


Compiled function #1

```
xmm0, dword ptr [rbp - 8]
movss
        xmm0, dword ptr [rbp - 8]
mulss
        xmm1, dword ptr [rip + .LCPI0_1]
movss
        xmm1, dword ptr [rbp - 4]
mulss
        xmm1, dword ptr [rbp - 12]
mulss
subss
        xmm0, xmm1
        sqrt(float)
call
        xmm1, xmm0
movaps
        xmm0, dword ptr [rbp - 16]
movss
        xmm0, xmm1
subss
        xmm1, dword ptr [rip + .LCPI0_0]
movss
        xmm1, dword ptr [rbp - 4]
mulss
divss
        xmm0, xmm1
add
        rsp, 16
```

Compiled function #0

```
13
             movd
14
                      eax, 2147483648
             xor
15
             movd
                      xmm0, eax
16
                      dword ptr [rbp - 16], xmm0
             movss
17
                      xmm0, dword ptr [rbp - 8]
              movss
18
                      xmm0, dword ptr [rbp - 8]
19
                      xmm1, dword ptr [rip + .LCPI0 1]
                      xmm1, dword ptr [rbp - 4]
20
             mulss
21
              mulss
                      xmm1, dword ptr [rbp - 12]
22
              subss
                      xmm0, xmm1
23
              call
                      sgrt(float)
24
                      xmm1, xmm0
                      xmm0, dword ptr [rbp - 16]
25
26
                      xmm1, dword ptr [rip + .LCPI0 0]
27
28
                      xmm1, dword ptr [rbp - 4]
              mulss
29
             divss
                      xmm0, xmm1
```

Thread 1



Thread 0



And place another thread to execute

Core

Preemption can occur:

- when a thread executes a long latency instruction
- periodically from the OS to provide fairness
- explicitly using sleep instructions


Compiled function #1

```
xmm0, dword ptr [rbp - 8]
        xmm0, dword ptr [rbp - 8]
mulss
        xmm1, dword ptr [rip + .LCPI0_1]
movss
        xmm1, dword ptr [rbp - 4]
mulss
        xmm1, dword ptr [rbp - 12]
mulss
subss
        xmm0, xmm1
        sqrt(float)
call
        xmm1, xmm0
movaps
        xmm0, dword ptr [rbp - 16]
        xmm0, xmm1
subss
        xmm1, dword ptr [rip + .LCPI0_0]
movss
        xmm1, dword ptr [rbp - 4]
mulss
divss
        xmm0, xmm1
add
        rsp, 16
```

Compiled function #0

```
13
              movd
14
                      eax, 2147483648
             xor
15
              movd
                      xmm0, eax
16
                      dword ptr [rbp - 16], xmm0
             movss
17
                      xmm0, dword ptr [rbp - 8]
              movss
18
                      xmm0, dword ptr [rbp - 8]
19
                      xmm1, dword ptr [rip + .LCPI0 1]
20
             mulss
                      xmm1, dword ptr [rbp - 4]
21
                      xmm1, dword ptr [rbp - 12]
              mulss
22
              subss
                      xmm0, xmm1
23
                      sgrt(float)
24
                      xmm1, xmm0
                      xmm0, dword ptr [rbp - 16]
25
26
                      xmm1, dword ptr [rip + .LCPI0 0]
27
28
              mulss
                      xmm1, dword ptr [rbp - 4]
29
             divss
                      xmm0, xmm1
```

Thread 1



Thread 0



And place another thread to execute

Core

Multicores

Threads can execute simultaneously (at the same time) if there enough resources.

This is also concurrency. But when they execute at the same time, its called: parallelism.

Compiled function #0

```
13
                      eax, xmm0
14
                      eax, 2147483648
              xor
15
                      xmm0, eax
16
                      dword ptr [rbp - 16], xmm0
              movss
17
                      xmm0, dword ptr [rbp - 8]
              movss
18
                      xmm0, dword ptr [rbp - 8]
              mulss
19
                      xmm1, dword ptr [rip + .LCPI0 1]
20
              mulss
                      xmm1, dword ptr [rbp - 4]
21
              mulss
                      xmm1, dword ptr [rbp - 12]
22
              subss
                      xmm0, xmm1
23
              call
                      sqrt(float)
24
                      xmm1, xmm0
25
                      xmm0, dword ptr [rbp - 16]
              subss
                      xmm0, xmm1
2.7
              movss
                      xmm1, dword ptr [rip + .LCPI0 0]
28
                      xmm1, dword ptr [rbp - 4]
29
              divss
                      xmm0, xmm1
```

Thread 0

C0

Core

Compiled function #1

```
xmm0, dword ptr [rbp - 8]
movss
        xmm0, dword ptr [rbp - 8]
mulss
movss
        xmm1, dword ptr [rip + .LCPI0 1]
        xmm1, dword ptr [rbp - 4]
mulss
        xmm1, dword ptr [rbp - 12]
mulss
        xmm0, xmm1
subss
call
        sqrt(float)
        xmm1, xmm0
movaps
        xmm0, dword ptr [rbp - 16]
movss
        xmm0, xmm1
subss
        xmm1, dword ptr [rip + .LCPI0 0]
movss
        xmm1, dword ptr [rbp - 4]
mulss
        xmm0, xmm1
divss
        rsp, 16
add
```

Thread 1

C1

Core

Multicores

This is fine if threads are independent: e.g. running Chrome and Spotify at the same time.

If threads need to cooperate to run the program, then they need to communicate through memory

Compiled function #0

```
13
                      eax, xmm0
14
                      eax, 2147483648
              xor
15
16
                      dword ptr [rbp - 16], xmm0
17
                      xmm0, dword ptr [rbp - 8]
              movss
18
                      xmm0, dword ptr [rbp - 8]
              mulss
19
                      xmm1, dword ptr [rip + .LCPI0 1]
20
                      xmm1, dword ptr [rbp - 4]
              mulss
21
              mulss
                      xmm1, dword ptr [rbp - 12]
22
              subss
                      xmm0, xmm1
23
              call
                      sqrt(float)
24
                      xmm1, xmm0
25
                      xmm0, dword ptr [rbp - 16]
              subss
27
                      xmm1, dword ptr [rip + .LCPI0 0]
28
                      xmm1, dword ptr [rbp - 4]
29
              divss
                      xmm0, xmm1
```

Thread 0

CO

Core

Compiled function #1


```
xmm0, dword ptr [rbp - 8]
movss
        xmm0, dword ptr [rbp - 8]
mulss
movss
        xmm1, dword ptr [rip + .LCPI0 1]
        xmm1, dword ptr [rbp - 4]
mulss
        xmm1, dword ptr [rbp - 12]
mulss
        xmm0, xmm1
subss
call
        sqrt(float)
        xmm1, xmm0
movaps
        xmm0, dword ptr [rbp - 16]
movss
        xmm0, xmm1
subss
        xmm1, dword ptr [rip + .LCPI0 0]
movss
        xmm1, dword ptr [rbp - 4]
mulss
        xmm0, xmm1
divss
        rsp, 16
add
```


Thread 1

C1


Core


store(a0,128)






r0 = load(a0)






Problem solved!
Threads can communicate!



Problem solved!
Threads can communicate!


reading a value takes ~200 cycles



Problem solved!
Threads can communicate!


reading a value takes ~200 cycles

Bad for parallelism, but also really bad for sequential code (which we optimized for decades!)




```
int increment(int *a) {
    a[0]++;
}
```

```
%5 = load i32, i32* %4
%6 = add nsw i32 %5, 1
store i32 %6, i32* %4
```



```
int increment(int *a) {
   a[0]++;
}
```

```
%5 = load i32, i32* %4
%6 = add nsw i32 %5, 1
store i32 %6, i32* %4
```




```
int increment(int *a) {
   a[0]++;
}
```

```
%5 = load i32, i32* %4


%6 = add nsw i32 %5, 1

store i32 %6, i32* %4
```



```
int increment(int *a) {
   a[0]++;
}
```

```
%5 = load i32, i32* %4 200 cycles
%6 = add nsw i32 %5, 1 1 cycles
store i32 %6, i32* %4 200 cycles
```



```
int increment(int *a) {
   a[0]++;
}
```

```
%5 = load i32, i32* %4

%6 = add nsw i32 %5, 1

store i32 %6, i32* %4
```

200 cycles 1 cycles

200 cycles



```
int increment(int *a) {
   a[0]++;
}
```

```
int x = 0;
for (int i = 0; i < 100; i++) {
  increment(&x);
}</pre>
```

```
%5 = load i32, i32* %4 200 cycles
%6 = add nsw i32 %5, 1 1 cycles
store i32 %6, i32* %4 200 cycles
```



```
int increment(int *a) {
   a[0]++;
}
```


```
int x = 0;
for (int i = 0; i < 100; i++) {
   increment(&x);
}</pre>
```

40100 cycles!

```
%5 = load i32, i32* %4 200 cycles
%6 = add nsw i32 %5, 1 1 cycles
store i32 %6, i32* %4 200 cycles
```




Caches



latency ~200 cycles

DRAM


Many GBs (or even TBs)




latency ~200 cycles


DRAM

Many GBs (or even TBs)








```
int increment(int *a) {
   a[0]++;
}
%5 = load i32, i32* %4
%6 = add nsw i32 %5, 1
store i32 %6, i32* %4
```




Assuming the value is in the cache!







```
int increment(int *a) {
   a[0]++;
%5 = load i32, i32* %4
                             4 cycles
\%6 = add nsw i32 \%5, 1
                             1 cycles
store i32 %6, i32* %4
                             4 cycles
                             9 cycles!
```



Quick overview of C/++ pointers/memory

Passing arrays in C++

```
int increment(int *a) {
   a[0]++;
int increment alt1(int a[1]) {
   a[0]++;
int increment alt2(int a[]) {
   a[0]++;
```

Not checked at compile time! but hints can help with compiler optimizations. Also good self documenting code.

Passing pointers

```
int foo0(int *a) {
   increment several(a)
                                      pass pointer directly through
int foo1(int *a) {
   increment several (&(a[8])) pass an offset of 8
int foo2(int *a) {
   increment several(a + 8)
                                       another way to pass an offset of 8
```

Memory Allocation

```
int allocate int array0() {
                                        stack allocation
  int ar[16];
int allocate int array1() {
  int *ar = new int[16];
                                        C++ style
  delete[] ar;
int allocate int array2() {
  int *ar = (int*)malloc(sizeof(int)*16);
                                                      C style
  free (ar);
```


Cache lines

- Cache line size for x86: 64 bytes:
 - 64 chars
 - 32 shorts
 - 16 float or int
 - 8 double or long

Assume a[0] is not in the cache


```
int increment(int *a) {
   a[0]++;
}

%5 = load i32, i32* %4
%6 = add nsw i32 %5, 1
store i32 %6, i32* %4
```




```
int increment(int *a) {
   a[0]++;
}

%5 = load i32, i32* %4
%6 = add nsw i32 %5, 1
store i32 %6, i32* %4
```




```
int increment_several(int *a) {
    a[0]++;
    a[15]++;
    a[16]++;
}
```



```
CO
int increment several(int *a) {
   a[0]++;
                                                  L1
   a[15]++;
                                                 cache
   a[16]++;
                                                  L2
                                                 cache
                                                             LLC cache
                                                              DRAM
                                        a[0] - a[15]
```


```
int increment_several(int *a) {
    a[0]++;
    a[15]++;
    a[16]++;
}
```

will be a hit because we've loaded a[0] cache line



```
CO
int increment several(int *a) {
    a[0]++;
                                                          L1
                                                         cache
    a[15]++;
    a[16]++;
                                                          L2
                                                         cache
Miss
                                                                       LLC cache
                                                                        DRAM
                                               a[0] - a[15]
                                              <mark>a[16] - a[31]</mark>
```

```
int increment_several(int *b) {
   b[0]++;
   b[15]++;
}
int foo(int *a) {
   increment_several(&(a[8]))
}
```



```
CO
int increment several(int *b) {
   b[0]++;
                                               L1
   b[15]++;
                                              cache
                                                L2
                                              cache
int foo(int *a) {
   increment several(&(a[8]))
                                                          LLC cache
                                                           DRAM
                                      a[0] - a[15]
```

```
CO
int increment several(int *b) {
   b[0]++;
                                                 L1
   b[15]++;
                                                cache
                                                 L2
                                                cache
int foo(int *a) {
   increment several(&(a[8]))
                                                            LLC cache
This loads a[8]
                                                             DRAM
                                        a[0] - a[15]
```

```
CO
int increment several(int *b) {
   b[0]++;
                                                     L1
   b[15]++;
                                                    cache
                                                     L2
                                                    cache
int foo(int *a) {
    increment several(&(a[8]))
                                                                LLC cache
This loads a[8]
                                                                 DRAM
                                           a[0] - a[15]
This loads a[23], a miss!
                                          a[16] - a[31]
```

- Malloc typically returns a pointer with "good" alignment.
 - System specific, but will be aligned at least to a cache line, more likely a page
- For very low-level programming you can use special aligned malloc functions

Prefetchers will also help for many applications (e.g. streaming)

- Malloc typically returns a pointer with "good" alignment.
 - System specific, but will be aligned at least to a cache line, more likely a page
- For very low-level programming you can use special aligned malloc functions


Prefetchers will also help for many applications (e.g. streaming)


prefetcher will start collecting consecutive data in the cache if it detects patterns like this.


How to manage multiple values for the same address in the system?


simplified view for illustration: L1 cache and LLC


Consider 3 cores accessing the same memory location




















in parallel







Incoherent view of values!




- MESI protocol
- Cache line can be in 1 of 4 states:
 - Modified the cache contains a modified value and it must be written back to the lower level cache
 - Exclusive only 1 cache has a copy of the value
 - Shared more than 1 cache contains the value, they must all agree on the value
 - Invalid the data is stale and a new value must be fetched from a lower level cache






Exclusive states are clean: they match main memory




load(a0)




CO C1 C2 a0:**128** a0:**128** cache cache cache LLC cache a0:**128**

load(a0)

Shared states are clean: they match main memory




store(a0,256)





store(a0,256)


Modified states are dirty: they don't match main memory




Invalid states are considered unused










Takeaways:

Caches must agree on values across cores.

Caches are functionally invisible! Cannot tell with raw input and output

But performance measurements can expose caches, especially if they share the same cache line



Cache alignment

- Malloc typically returns a pointer with "good" alignment.
 - System specific, but will be aligned at least to a cache line, more likely a page
- For very low-level programming you can use special aligned malloc functions

Prefetchers will also help for many applications (e.g. streaming)

prefetcher will start collecting consecutive data in the cache if it detects patterns like this.