

#### University of Tehran College of Engineering School of Electrical and Computer Engineering



# Digital Systems 1

Dr.Navabi

# Homework 12

Soroush Mesforush Mashhad SN:810198472

Tir 00

## Question 1

### Part A




Figure 1: Datapath

## Part B




Figure 2: Datapath

#### Part C

The Verilog code for the controller is as follows.

```
'timescale lns/lns
module Controller(input clk,rst,start,ready,output req incCounter,loadCounter,ldX,ldR,ldTemp,ldCompReq,InitR,selReqx,selReqx,encomp);
        parameter [2:0] Idle=0, Start=1, Multiplication1=2, Multiplication2=2, Multiplication2=4, Multiplication4=5, ShowAns=6;
        always@(posedge clk,posedge rst)begin
             if(rst) ps<=2'b000;
                else ps =ns;
        end
        always@(ps, start, ready) begin
              Idle:ns=start?Start:Idle;
              Start:ns=Multiplication1;
              Multiplication1:ns=Multiplication2;
              Multiplication2:ns=Multiplication2;
              Multiplication3:ns=Multiplication4;
              Multiplication4:ns=ShowAns;
              ShowAns:ns=ready?Idle:Multiplication1;
              default ns=Idle;
              endcase
        always@(posedge clk,posedge rst)begin
        incCounter=0; loadCounter=0; ldX=0; ldR=0; ldTemp=0; InitR=0; selRegx=0; selRegR=0; encomp=0;
        case (ps)
        Idle:begin start = 1'bl;end
        Start:begin ldX<=1'bl;loadCounter<=1'bl;InitR<=1'bl;end
        Multiplication1:begin ldCompReg<=l'bl;selRegu<=l'bl;ldTemp<=l'bl;encomp<=l'bl;end
        Multiplication2:begin selRegR<=1'bl;ldTemp<=1'bl;encomp<=1'bl;end
        Multiplication3:begin selRegm<=1'bl;ldTemp<=1'bl;encomp<=1'bl;incCounter<=1'bl;end
        Multiplication4:begin selRegR<=1'bl;ldTemp<=1'bl;encomp<=1'bl;end
        ShowAns: ldR = 1'bl;
        endcase
        end
endmodule
```

Figure 3: Controller

# Part D




Figure 4: Datapath