

University of Tehran College of Engineering School of Electrical and Computer Engineering




Digital Systems 1


Dr.Navabi


Homework 9


Soroush Mesforush Mashhad SN:810198472

Khordad 00













```
`timescale lns/lns
module Q2Mealy(input clk,rst,j,output w);
    logic[2:0] ns,ps;
    parameter[2:0] A=3'b000,B=3'b001,C=3'b010,D=3'b011,E=3'b100;
    always@(ps,j)begin
      ns=A;
        case (ps)
          A:ns=j?A:B;
          B:ns=j?C:B;
          C:ns=j?A:D;
           D:ns=j?E:B;
           E:ns=j?A:D;
           default:ns=A;
         endcase
     end
  assign w=(ps==E)?~j:1'b0;
always@(posedge clk,posedge rst)begin
      if (rst)
         ps<=A;
      else
        ps<=ns;
 endmodule
```


Figure 1: Mealy Machine Code











6- This is a RTL Methodology problem.

What we need: A register for A, A register to Keep the Sum of cost level in it. An adder, A modulo-6 clement Hence we can create the following design:

A RAY A-RAY Adder


Register to Keep the Sum of the following design:


The system verilog code is depicted below:

```
'timescale lns/lns
] module Q7ShiftRegister*(parameter n = 4) (input[n-1:0] PI,input clk,rst,MSen,sin,I0,I1,output logic[n-1:0] PO);
  logic[1:0]m;
  assign m={I1,I0};
always@(posedge clk,posedge rst)begin
    if (rst)
       PO<=0;
    else if (~MSen)
        PO<=PO;
    else
         2'b00:PO<={sin,PO[n-1:1]};
         2'b01:PO<={sin,PO[n-2:1]};
         2'b10:PO<={PO[0],PO[n-1:1]};
         2'b11:PO<=PI;
    endcase
 end
endmodule
```

Figure 2: Mealy Machine

Question 8 Part A





Part B

```
`timescale lns/lns
module Q8Moore(input clk,rst,j,output w);
  logic[2:0] ns,ps;
  parameter[2:0] A=3'b000,B=3'b001,C=3'b010,D=3'b011,E=3'b100;
  always@(ps,j)begin
    ns=A;
       case (ps)
         A:ns=j?A:B;
         B:ns=j?C:B;
         C:ns=j?A:D;
         D:ns=j?E:B;
         E:ns=j?A:D;
         default:ns=A;
       endcase
assign w=(ps==E)?1'b1:1'b0;
 always@(posedge clk,posedge rst)begin
    if (rst)
       ps<=A;
    else
      ps<=ns;
end
endmodule
```

Figure 3: Moore Machine

```
'timescale lns/lns
module Q8Mealy(input clk,rst,j,output w);
  logic[1:0] ns,ps;
  parameter[1:0] A=2'b00,B=2'b01,C=2'b10,D=2'b11;
  always@(ps,j)begin
    ns=A;
       case (ps)
         A:ns=j?A:B;
         B:ns=j?C:B;
         C:ns=j?A:D;
         D:ns=j?C:B;
         default:ns=A;
       endcase
   end
assign w=(ps==D)?j:1'b0;
always@(posedge clk,posedge rst)begin
    if (rst)
       ps<=A;
    else
      ps<=ns;
end
endmodule
```

Figure 4: Mealy Machine

```
5.1.2. Re-integrating ABC results.
== Q8Moore ===
                                              ABC RESULTS:
                                                                    NAND cells:
 Number of wires:
Number of wire bits:
                                                                    NOR cells:
Number of public wires:
 Number of public wire bits:
 Number of memories:
                                                                     NOT cells:
Number of memory bits:
Number of processes:
                                                               internal signals:
Number of cells:
  $ AND
                                              ABC RESULTS:
  $_A0I3_
   $_DFF_PP0_
                                             ABC RESULTS:
                                                                output signals:
   $_DFF_PP1_
  $ NOR
                                              Removing temp directory.
   $_NOT_
```

Figure 5: Moore Synthesis

```
== Q8Mealy ===
                                             5.1.2. Re-integrating ABC results.
 Number of wires:
                                                                    NAND cells:
                                             ABC RESULTS:
 Number of wire bits:
 Number of public wires:
                                             ABC RESULTS:
                                                                     NOR cells:
 Number of public wire bits:
 Number of memories:
                                                                     NOT cells:
                                             ABC RESULTS:
 Number of memory bits:
 Number of processes:
                                                               internal signals:
 Number of cells:
  $ AND
                                             ABC RESULTS:
  $ A0I3
  $ DFF_PP0
                                             ABC RESULTS:
                                                                output signals:
  $_DFF_PP1_
   $ NOR
                                             Removing temp directory.
   $_NOT_
```

In the following pictures we see that in the result of the synthesis of the mealy machine fewer elements are needed.