



University of Tehran  
College of Engineering  
School of Electrical and Computer Engineering



# Digital Systems 1

Dr.Navabi

## Homework 9

Soroush Mesforush Mashhad


SN:810198472

Khordad 00

## Question 1

2. We want to make a 11101 Moore Machine detector.

State Diagram:



		0	1	W
000	A	A	B	0
001	B	A	C	0
010	C	A	D	0
011	D	E	D	0
100	E	A	F	0
101	F	A	C	1

State table

	$V_2 V_1 V_0$	0	1	W
A	000	000	001	0
B	001	000	010	0
C	010	000	011	0
D	011	100	011	0
E	100	000	101	0
F	101	000	110	1

Transition table

Excitation table

$V_2 V_1 V_0$	0	1	W
000	000	001	0
001	000	010	0
010	000	011	0
011	100	011	0
100	000	101	0
101	000	001	1

$D_2 D_1 D_0$

K-maps

$V_1 V_0$	00	01	11	10
00	0	0	1	0
01	0	0	0	0
11	1	-	-	0
10	0	-	1	0

$D_2 = V_2 V_0 + \bar{V}_1 V_0$

$V_1 V_0$	00	01	11	10
00	0	0	0	0
01	0	0	1	1
11	0	-	-	1
10	0	-	-	1

$D_1 = \bar{V}_0 + V_1$


$V_1 V_0$	00	01	11	10
00	0	0	1	1
01	0	0	0	0
11	0	-	-	1
10	0	-	-	1

$D_0 = \bar{V}_1 + \bar{V}_0$

$V_1 V_0$	00	01	11	10
00	0	0	-	0
01	0	0	-	1
11	0	0	-	1
10	0	0	-	1

$W = V_2 V_0$


Now we draw the circuit



## Question 2

2. 01010 Detector with Mealy.

State diagram



State	0 1	0 1
000 A	0 0	0 0
001 B	0 0	0 0
010 C	0 0	0 0
011 D	0 0	0 0
100 E	1 0	1 0
State	✓	

State list

Excitation

$V_2 V_1 V_0$	0 1	0 1
000	001 000	0 0
001	001 010	0 0
010	011 000	0 0
011	001 100	0 0
100	011 000	1 0
$D_2 D_1 D_0$	✓	

K-map

$V_2 V_1$	00	01	11	10
00	0	0	0	0
01	0	-	-	0
11	0	-	1	-
10	0	-	-	0

$D_2$

$V_2 V_1$	00	01	11	10
00	0	1	0	0
01	0	-	-	1
11	0	-	-	0
10	1	0	-	0

$D_1$

$V_2 V_1$	00	01	11	10
00	1	1	0	0
01	1	-	-	0
11	1	-	-	0
10	1	-	-	0

$D_0$


$V_2 V_1$	00	01	11	10
00	0	1	0	0
01	0	-	-	0
11	0	-	-	0
10	0	-	-	0

$W$

$$D_2 = \bar{V}_1 V_0, \quad D_1 = \bar{V}_2 + \bar{V}_1 V_0$$

$$D_0 = \bar{V}_2 + \bar{V}_1$$

$$W = \bar{V}_2$$



```

`timescale 1ns/1ns
module Q2Mealy(input clk,rst,j,output w);
    logic[2:0] ns,ps;
    parameter[2:0] A=3'b000,B=3'b001,C=3'b010,D=3'b011,E=3'b100;

    always@(ps,j)begin
        ns=A;
        case(ps)
            A:ns=j?A:B;
            B:ns=j?C:B;
            C:ns=j?A:D;
            D:ns=j?E:B;
            E:ns=j?A:D;
            default:ns=A;
        endcase
    end
    assign w=(ps==E)?~j:1'b0;


    always@(posedge clk,posedge rst)begin
        if(rst)
            ps<=A;
        else
            ps<=ns;
        end
    end
endmodule

```


Figure 1: Mealy Machine Code

### Question 3

3. The state diagram is the same as the previous question, we need 5 flip flops



## Question 4





Now we go to the excitation table

$V_1 V_0$	0 1	0 1
0 0	0 1 0 0	0 0
0 1	0 0 1 1	0 0
1 0	1 1 0 1	0 0
1 1	1 0 1 1	1 0
	$T_1 T_0$	$W$

K-map for  $T_1$

$V_1 V_0$	00	01	11	10
0	0	1	0	0
1	0	1	1	1

K-map for  $T_0$

$V_1 V_0$	00	01	11	10
0	0	0	1	0
1	0	0	1	1

K-map for  $W$


$V_1 V_0$	00	01	11	10
0	0	0	0	0
1	0	1	0	0

$$T_1 = \bar{J}V_1 + JV_0$$

$$T_0 = \bar{J}V_0 + JV_1 + JV_c$$


$$W = \bar{J}V_1 V_0$$

Hence the diagram shall be as follows.



## Question 5

5. To implement this machine we start with the state diagram




1010110

We jump straight to the excitation table

Excitation table:


	$V_L, V_H, V_0$			$J$	$K$	$W$
	0	1				
A	000	001	000	001	0	0
B	001	010	100	100	0	0
C	010	000	011	011	0	0
D	011	010	100	100	0	0
E	100	101	100	100	1	1
F	101	000	011	011	1	1
	$D_2$	$D_1$	$D_0$			



## Question 6

6- This is a RTL Methodology problem.

What we need: A Register for A, A Register to keep the sum of each level in it. An adder, A modulo-6 element  
Hence we can create the following design:



## Question 7


The system verilog code is depicted below:

```
`timescale 1ns/1ns
module Q7ShiftRegister#(parameter n = 4)(input[n-1:0]PI,input clk,rst,MSen,sin,I0,I1,output logic[n-1:0] PO);
    logic[1:0]m;
    assign m={I1,I0};
    always@(posedge clk,posedge rst)begin
        if(rst)
            PO<=0;
        else if(~MSen)
            PO<=PO;
        else
            case(m)
                2'b00:PO<={sin,PO[n-1:1]};
                2'b01:PO<={sin,PO[n-2:1]};
                2'b10:PO<={PO[0],PO[n-1:1]};
                2'b11:PO<=PI;
            endcase
        end
    end
endmodule
```

Figure 2: Mealy Machine

## Question 8 Part A

8. We start with the Moore machine: 0101




The state table shall suffice  
State table and termination

	State	0	1	W
000	A	B	A	0
001	B	B	C	0
010	C	D	A	0
011	D	D	E	0
100	E	D	A	1

$V_2 V_1 V_0$	0	1	W
000	001	000	0
001	001	010	0
010	011	000	0
011	001	100	0
100	011	000	1

Now for the Mealy Machine we have:




State table

	State	0	1	0	1
00	A	B	A	0	0
01	B	B	C	0	0
10	C	D	A	0	0
11	D	B	C	0	1

Transition table

	0	1	0	1
00	01	00	0	0
01	01	10	0	0
10	11	00	0	0
11	01	10	0	1

a) As we know the timing of the Moore and Mealy Machine differ from each other hence we have different outputs for the following example.



## Part B

```
`timescale 1ns/1ns
module Q8Moore(input clk,rst,j,output w);
    logic[2:0] ns,ps;
    parameter[2:0] A=3'b000,B=3'b001,C=3'b010,D=3'b011,E=3'b100;

    always@(ps,j)begin
        ns=A;
        case(ps)
            A:ns=j?A:B;
            B:ns=j?C:B;
            C:ns=j?A:D;
            D:ns=j?E:B;
            E:ns=j?A:D;
            default:ns=A;
        endcase
    end
    assign w=(ps==E)?1'b1:1'b0;

    always@(posedge clk,posedge rst)begin
        if(rst)
            ps<=A;
        else
            ps<=ns;
    end
endmodule
```

Figure 3: Moore Machine

```

timescale 1ns/1ns
module Q8Mealy(input clk,rst,j,output w);
  logic[1:0] ns,ps;
  parameter[1:0] A=2'b00,B=2'b01,C=2'b10,D=2'b11;

  always@(ps,j)begin
    ns=A;
    case (ps)
      A:ns=j?A:B;
      B:ns=j?C:B;
      C:ns=j?A:D;
      D:ns=j?C:B;
      default:ns=A;
    endcase
  end
  assign w=(ps==D)?j:1'b0;

  always@(posedge clk,posedge rst)begin
    if(rst)
      ps<=A;
    else
      ps<=ns;
  end
endmodule

```

Figure 4: Mealy Machine

=== Q8Moore ===		5.1.2. Re-integrating ABC results.
Number of wires:	14	ABC RESULTS: NAND cells: 2
Number of wire bits:	18	ABC RESULTS: NOR cells: 8
Number of public wires:	5	ABC RESULTS: NOT cells: 5
Number of public wire bits:	9	ABC RESULTS: internal signals: 4
Number of memories:	0	ABC RESULTS: input signals: 6
Number of memory bits:	0	ABC RESULTS: output signals: 5
Number of processes:	0	Removing temp directory.
Number of cells:	14	
\$_AND_	2	
\$_AOI3_	2	
\$_DFF_PP0_	4	
\$_DFF_PP1_	1	
\$_NOR_	3	
\$_NOT_	2	

Figure 5: Moore Synthesis

=== Q8Mealy ===		5.1.2. Re-integrating ABC results.
Number of wires:	13	ABC RESULTS: NAND cells: 1
Number of wire bits:	16	ABC RESULTS: NOR cells: 8
Number of public wires:	5	ABC RESULTS: NOT cells: 4
Number of public wire bits:	8	ABC RESULTS: internal signals: 4
Number of memories:	0	ABC RESULTS: input signals: 5
Number of memory bits:	0	ABC RESULTS: output signals: 5
Number of processes:	0	Removing temp directory.
Number of cells:	13	
\$_AND_	1	
\$_AOI3_	2	
\$_DFF_PP0_	3	
\$_DFF_PP1_	1	
\$_NOR_	3	
\$_NOT_	3	



In the following pictures we see that in the result of the synthesis of the mealy machine fewer elements are needed.