

University of Tehran College of Engineering School of Electrical and Computer Engineering



Digital Systems 1

Dr.Navabi

Homework 6

Soroush Mesforush Mashhad SN:810198472

Ordibehesht 00

Α

The system verilog code for a 1-bit comparator is as follows:

Figure 1: 1-bit comparator

Figure 2: 1-bit comparator

В

The system verilog code for a 8-bit comparator is as follows:

```
'timescale lns/lns
    module Q18bitcomp(input [7:0] A,B, output LT,EQ,GT);
3
        wire l,e,g;
4
        wire[6:0] lt,eq,qt;
5
        assign(1,e,g)=3'b010;
6
        7
                    G2(.a(A[1]),.b(B[1]),.1(lt[0]),.e(eq[0]),.g(gt[0]),.lt(lt[1]),.eq(eq[1]),.gt(gt[1]))
8
                    G3(.a(A[2]),.b(B[2]),.1(lt[1]),.e(eq[1]),.g(gt[1]),.1t(lt[2]),.eq(eq[2]),.gt(gt[2])),
9
                    G4(.a(A[3]),.b(B[3]),.1(lt[2]),.e(eq[2]),.g(gt[2]),.lt(lt[3]),.eq(eq[3]),.gt(gt[3]))
10
                    G5(.a(A[4]),.b(B[4]),.1(lt[3]),.e(eq[3]),.g(gt[3]),.lt(lt[4]),.eq(eq[4]),.gt(gt[4])),
11
                    G6(.a(A[5]),.b(B[5]),.1(lt[4]),.e(eq[4]),.g(gt[4]),.lt(lt[5]),.eq(eq[5]),.gt(gt[5])),
12
                    G7(.a(A[6]),.b(B[6]),.1(lt[5]),.e(eq[5]),.g(gt[5]),.lt(lt[6]),.eq(eq[6]),.gt(gt[6])),
13
                    G8(.a(A[7]),.b(B[7]),.1(lt[6]),.e(eq[6]),.g(gt[6]),.lt(LT),.eq(EQ),.gt(GT));
14
      endmodule
```

Figure 3: 8-bit comparator

```
timescale Ins/Ins
 2
     module Q18oway(input [7:0] A,B, output LT,GT);
 3
          wire l,e,g;
 4
          wire[6:0] lt,gt;
 5
          assign{lg}=2'b00;
 6
          Qlonebitcomp Gl(.a(A[0]), .b(B[0]), .l(1), .g(g), .lt(lt[0]), .gt(gt[0])),
 7
                       G2(.a(A[1]),.b(B[1]),.1(lt[0]),.g(gt[0]),.lt(lt[1]),.gt(gt[1])),
 8
                       G3(.a(A[2]),.b(B[2]),.1(lt[1]),.g(gt[1]),.lt(lt[2]),.gt(gt[2])),
 9
                       G4(.a(A[3]),.b(B[3]),.1(lt[2]),.g(gt[2]),.lt(lt[3]),.gt(gt[3])),
10
                       G5(.a(A[4]),.b(B[4]),.1(lt[3]),.g(gt[3]),.lt(lt[4]),.gt(gt[4])),
11
                       G6(.a(A[5]),.b(B[5]),.1(lt[4]),.g(gt[4]),.lt(lt[5]),.gt(gt[5])),
12
                       G7(.a(A[6]),.b(B[6]),.1(lt[5]),.g(gt[5]),.lt(lt[6]),.gt(gt[6])),
13
                       G8(.a(A[7]),.b(B[7]),.1(lt[6]),.g(gt[6]),.lt(LT),.gt(GT));
14
       endmodule
```

Figure 4: 8-bit comparator


Due Date: 00 / 2 / 12 Digital Logic Design Soroush Mesforush Mashhad HW6 Student Number: 810198472 L First F draw the troth table of the 4 to2 Encoder then by using K-maps we Shall design the Circuit hardsomely. (The circuit only S3 S, S, S0 N, No \$5 E0 word if Ei=01 Soif Ei=1 0 we leadinate No.N, by turning them to o. 11 So

> Scanned by CamScanner Scanned by CamScanner


The system verilog code of the encoder is as follows:

```
'timescale lns/lns
    module Q3PriEnc(input [3:0] S,input Ei, output[1:0] N,output EO,AS );
3
          assign N = Ei ? l'bz:
4
                 (S==4'blxxx) ? 2'bl1:
5
                 (S==4'b01xx) ? 2'b10:
6
                 (S==4'b001x) ? 2'b01:
7
                 (S==4'b0001) ? 2'b00:
8
                 (S==4'b0000) ? 2'b00:1'bx;
9
         assign EO = (S==4'b0000) ? 1'b0 :1'b1;
         assign AS = (S==4'b0000) ? 1'b1 :1'b0;
10
      endmodule
11
```

Figure 5: Priority Encoder



Scanned by CamScanner
Scanned by CamScanner




Scanned by CamScanner Scanned by CamScanner

The system verilog code is as follows:

```
l 'timescale lns/lns
  module Q416bitPriEnc(input [0:15] S,input Ei, output[3:0] N,output EO,AS);
       wire[4:0] casc;
       wire[7:0] M;
       wire[3:0] AS2bits;
       assign casc[4]=Ei,casc[0]=E0;
       genvar k;
       generate
          for(k=0;k<64;k=k+1) begin:priencoders2bit
              Q3PriEnc pri (.S([4*k+3:4*k]),.Ei(casc[1+k]),.N(M[2*k+1:2*k]),.EO(casc[k]),.AS(AS2bits[k]);
       endgenerate
       //Here we generate the needed or gates.
       or (N[3], AS2bits[3], AS2bits[2]);
        or (N[2], AS2bits[3], AS2bits[1]);
        //The manner of indicing is important here.
       or(N[1],M[0],M[2],M[4],M[6]);
       or(N[0],M[1],M[3],M[5],M[7]);
       or (AS, AS2bits[3], AS2bits[2], AS2bits[1], AS2bits[0]);
        assign EO=~AS;
    - endmodule
```

Figure 6: 16-bit priority encoder



Scanned by CamScanner Scanned by CamScanner

The system verilog code for a 2-bit multiplier is as follows:

```
`timescale lns/lns

E module Q52bitMul(input [1:0] A,input [1:0] B, output [3:0] M);


assign M[3]=(A[0] & A[1] & B[0] & B[1]);
assign M[2]=((A[1] & ~A[0] & B[1]) | (A[1] & B[1] & ~B[0]));
assign M[1]=((A[1] & ~B[1] & B[0]) | (A[1] & ~A[0] & B[0]) | (~A[1] & A[0] & B[1]) | (A[0] & B[1] & ~B[0]));
assign M[0]=(A[0] & B[0]);
endmodule
```

Figure 7: 2-bit multiplier

The system verilog code for a 4-bit multiplier is as follows:

```
'timescale lns/lns
module Q54bitMul(input [3:0] A,input [3:0] B, output [7:0] M);
     logic [3:0]A0,A1,A2,A3,Add1;
     logic [5:0] Add2, Add3, Add4;
     Q52bitMul Mull(.A(A[1:0]),.B(B[1:0]),.M(A0)),
               Mul2(.A(A[3:2]),.B(B[1:0]),.M(A1)),
               Mul3(.A(A[1:0]),.B(B[3:2]),.M(A2)),
               Mul4(.A(A[3:2]),.B(B[3:2]),.M(A3));
     assign Addl={0,0,A0[3:2]};
     assign Add2={0,0,Al+Addl};
     assign Add3={0,0,A2};
     assign Add4={A3,0,0};
     assign Add5=(Add3+Add4);
     assign M[7:2] = (Add2+Add5);
     assign M[1:0]=A0[1:0];
  endmodule
```

Figure 8: 4-bit multiplier



The system verilog code for the OC2B is as follows:

```
'timescale lns/lns
module Q7Ocounter(input[63:0] A,output [6:0] f);
    wire [63:0] Ap, A2s, XORout;
    assign Ap=~A;
    assign A2s=Ap+64'dl;
    integer i, ones=0;
    genvar k;
    generate
         for(k=0;k<64;k=k+1) begin:xoring
            xor xx (XORout[k],Ap[k],A2s[k]);
        end
    endgenerate
    always @(XORout)begin
        for(i=0;i<64;i=i+1)
          ones=ones+XORout[i];
      end
      assign f=ones;
 endmodule
```

Figure 9: OC2B