



University of Tehran  
College of Engineering  
School of Electrical and Computer Engineering



# Digital Systems 1

Dr.Navabi

## Homework 6

Soroush Mesforush Mashhad

SN:810198472

Ordibehesht 00

## Question 1

A

The system verilog code for a 1-bit comparator is as follows:

```
1  `timescale 1ns/1ns
2  module Qlonebitcomp(input a ,b ,l,e,g, output lt,eq,gt);
3      assign{lt,eq,gt}={a>b} ? 3'b001:
4                          (a<b) ? 3'b100:
5                          (a==b) ? {l,e,g} : 3'bx;
6  endmodule
```

Figure 1: 1-bit comparator

```
1  `timescale 1ns/1ns
2  module Qloway(input a ,b ,l,g, output lt,gt);
3      assign{lt,eq,gt}={a>b} ? 3'b001:
4                          (a<b) ? 3'b100:
5                          (a==b) ? {l,g} : 3'bx;
6  endmodule
```

Figure 2: 1-bit comparator

B

The system verilog code for a 8-bit comparator is as follows:

```

1  `timescale 1ns/1ns
2  module Ql8bitcomp(input [7:0] A,B, output LT,EQ,GT);
3      wire l,e,g;
4      wire[6:0] lt,eq,gt;
5      assign(l,e,g)=3'b010;
6      Qlonebitcomp G1(.a(A[0]),.b(B[0]),.l(l),.e(e),.g(g),.lt(lt[0]),.eq(eq[0]),.gt(gt[0])),
7                      G2(.a(A[1]),.b(B[1]),.l(lt[0]),.e(eq[0]),.g(gt[0]),.lt(lt[1]),.eq(eq[1]),.gt(gt[1])),
8                      G3(.a(A[2]),.b(B[2]),.l(lt[1]),.e(eq[1]),.g(gt[1]),.lt(lt[2]),.eq(eq[2]),.gt(gt[2])),
9                      G4(.a(A[3]),.b(B[3]),.l(lt[2]),.e(eq[2]),.g(gt[2]),.lt(lt[3]),.eq(eq[3]),.gt(gt[3])),
10                     G5(.a(A[4]),.b(B[4]),.l(lt[3]),.e(eq[3]),.g(gt[3]),.lt(lt[4]),.eq(eq[4]),.gt(gt[4])),
11                     G6(.a(A[5]),.b(B[5]),.l(lt[4]),.e(eq[4]),.g(gt[4]),.lt(lt[5]),.eq(eq[5]),.gt(gt[5])),
12                     G7(.a(A[6]),.b(B[6]),.l(lt[5]),.e(eq[5]),.g(gt[5]),.lt(lt[6]),.eq(eq[6]),.gt(gt[6])),
13                     G8(.a(A[7]),.b(B[7]),.l(lt[6]),.e(eq[6]),.g(gt[6]),.lt(LT),.eq(EQ),.gt(GT));
14  endmodule

```

Figure 3: 8-bit comparator

```

1  `timescale 1ns/1ns
2  module Ql8oway(input [7:0] A,B, output LT,GT);
3      wire l,e,g;
4      wire[6:0] lt,gt;
5      assign(lg)=2'b00;
6      Qlonebitcomp G1(.a(A[0]),.b(B[0]),.l(l),.g(g),.lt(lt[0]),.gt(gt[0])),
7                      G2(.a(A[1]),.b(B[1]),.l(lt[0]),.g(gt[0]),.lt(lt[1]),.gt(gt[1])),
8                      G3(.a(A[2]),.b(B[2]),.l(lt[1]),.g(gt[1]),.lt(lt[2]),.gt(gt[2])),
9                      G4(.a(A[3]),.b(B[3]),.l(lt[2]),.g(gt[2]),.lt(lt[3]),.gt(gt[3])),
10                     G5(.a(A[4]),.b(B[4]),.l(lt[3]),.g(gt[3]),.lt(lt[4]),.gt(gt[4])),
11                     G6(.a(A[5]),.b(B[5]),.l(lt[4]),.g(gt[4]),.lt(lt[5]),.gt(gt[5])),
12                     G7(.a(A[6]),.b(B[6]),.l(lt[5]),.g(gt[5]),.lt(lt[6]),.gt(gt[6])),
13                     G8(.a(A[7]),.b(B[7]),.l(lt[6]),.g(gt[6]),.lt(LT),.gt(GT));
14  endmodule

```

Figure 4: 8-bit comparator

2. First I draw the truth table of the 4 to 2 encoder then by using K-maps we shall design the circuit handsomely.

$S_3$	$S_2$	$S_1$	$S_0$	$N_1$	$N_0$	$\#s$	$EO$
1	—	—	—	1	1	0	1
0	1	—	—	1	0	0	1
0	0	1	—	0	1	0	1
0	0	0	1	0	0	0	1
0	0	0	0	0	0	$\phi$	0

(The circuit only works if  $Ei = 0$ )

So if  $Ei = 1$  we deactivate  $N_0, N_1$  by turning them to 0.

K-map for  $N_0$ :


$S_3 \backslash S_2$	00	01	11	10
00	0	0	1	1
01	0	0	1	1
11	1	0	1	1
10	1	0	1	1

$$S_3 + \bar{S}_2 S_1$$

K-map for  $N_1$ :

$S_3 \backslash S_2$	00	01	11	10
00	0	1	1	1
01	0	1	1	1
11	0	1	1	1
10	0	1	1	1

$$S_3 + S_2$$



### Question 3


The system verilog code of the encoder is as follows:

```
1  `timescale 1ns/1ns
2  module Q3PriEnc(input [3:0] S, input Ei, output[1:0] N, output EO, AS );
3      assign N = Ei ? 1'bz:
4          (S==4'b1xxx) ? 2'b11:
5          (S==4'b01xx) ? 2'b10:
6          (S==4'b001x) ? 2'b01:
7          (S==4'b0001) ? 2'b00:
8          (S==4'b0000) ? 2'b00:1'bx;
9      assign EO = (S==4'b0000) ? 1'b0 :1'b1;
10     assign AS = (S==4'b0000) ? 1'b1 :1'b0;
11 endmodule
```


Figure 5: Priority Encoder



4/ In order to implement this encoder, five 4 to 2 encoders, 4 to connect the preliminary 16-bits, another to connect the A's outputs consecutively. In order to find the MSB and the bit after it, in order to find the last two bits of the output we can use 4 inputs or gates, the logic behind this if the lower 4 to 2 encoders have 1 as one of their outputs then the higher ones certainly must have it.



4. (approach 2) Another approach for this question is used with 4, 2 bit



## Question 4

The system verilog code is as follows:

```
1 `timescale 1ns/1ns
2 module Q416bitPriEnc(input [0:15] S, input Ei, output[3:0] N, output EO, AS );
3     wire[4:0] casc;
4     wire[7:0] M;
5     wire[3:0] AS2bits;
6     assign casc[4]=Ei, casc[0]=EO;
7     genvar k;
8     generate
9         for(k=0;k<64;k=k+1) begin:priencoders2bit
10             Q3PriEnc pri (.S([4*k+3:4*k]), .Ei(casc[1+k]), .N(M[2*k+1:2*k]), .EO(casc[k]), .AS(AS2bits[k]));
11         end
12     endgenerate
13     //Here we generate the needed or gates.
14     or(N[3],AS2bits[3],AS2bits[2]);
15     or(N[2],AS2bits[3],AS2bits[1]);
16     //The manner of indicig is important here.
17     or(N[1],M[0],M[2],M[4],M[6]);
18     or(N[0],M[1],M[3],M[5],M[7]);
19     or(AS,AS2bits[3],AS2bits[2],AS2bits[1],AS2bits[0]);
20     assign EO=~AS;
21 endmodule
```

Figure 6: 16-bit priority encoder



5- The outputs of such Multiplication is between 0 to 9 hence:

$A_1A_0$ $B_1B_0$	00	01	11	10
00	0	0	0	0
01	0	0	0	0
11	0	0	1	0
10	0	0	0	0

$M_3$

$\rightarrow A_1A_0B_1B_0$

$A_1A_0$ $B_1B_0$	00	01	11	10
00	0	0	0	0
01	0	0	0	0
11	0	0	0	1
10	0	0	1	0

$M_2$

$\rightarrow A_1\bar{A}_0B_1 + A_1B_1\bar{B}_0$

$A_1A_0$ $B_1B_0$	00	01	11	10
00	0	0	0	0
01	0	0	1	1
11	0	1	0	1
10	0	1	1	0


$M_1$

$\rightarrow A_1\bar{B}_1B_0 + A_1\bar{A}_0B_0 + \bar{A}_1A_0B_1 + A_0B_1\bar{B}_0$

$A_1A_0$ $B_1B_0$	00	01	11	10
00	0	0	0	0
01	0	1	1	0
11	0	1	1	0
10	0	0	0	0


$M_0$

$\rightarrow A_0B_0$



IN order to make a 4 bit multiplier we use three half adders (carries don't matter here) and 4, 2 bit multipliers. we multiply the 2 first and last bits of both numbers (all combinatorial possibilities) when we multiply the two lesser bits of the numbers logically the two last bits of it shall be the last two bits of the multiplied numbers, the rest of the design comes as follows

Inputs:  $A[3:0], B[3:0]$  are  
Output:  $Out[7:0]$  - output  
M1, output of 2-bit multiplier



\* in order to answer this question I made some searches in the internet and got inspired by some designs

## Question 6

The system verilog code for a 2-bit multiplier is as follows:

```
`timescale 1ns/1ns
module Q52bitMul(input [1:0] A,input [1:0] B, output [3:0] M);
    assign M[3]=(A[0] & A[1] & B[0] & B[1]);
    assign M[2]=((A[1] & ~A[0] & B[1]) | (A[1] & B[1] & ~B[0]));
    assign M[1]=((A[1] & ~B[1] & B[0]) | (A[1] & ~A[0] & B[0]) | (~A[1] & A[0] & B[1]) | (A[0] & B[1] & ~B[0]));
    assign M[0]=(A[0] & B[0]);
endmodule
```

Figure 7: 2-bit multiplier


The system verilog code for a 4-bit multiplier is as follows:

```
`timescale 1ns/1ns
module Q54bitMul(input [3:0] A,input [3:0] B, output [7:0] M);
    logic [3:0] A0,A1,A2,A3,Add1;
    logic [5:0] Add2,Add3,Add4;
    Q52bitMul Mul1(.A(A[1:0]),.B(B[1:0]),.M(A0)),
    Mul2(.A(A[3:2]),.B(B[1:0]),.M(A1)),
    Mul3(.A(A[1:0]),.B(B[3:2]),.M(A2)),
    Mul4(.A(A[3:2]),.B(B[3:2]),.M(A3));
    assign Add1={0,0,A0[3:2]};
    assign Add2={0,0,A1+Add1};
    assign Add3={0,0,A2};
    assign Add4={A3,0,0};
    assign Add5=(Add3+Add4);
    assign M[7:2]=(Add2+Add5);
    assign M[1:0]=A0[1:0];
endmodule
```

Figure 8: 4-bit multiplier




7. This question wants us to take a number, Calculate its 2's complement, then check how many of the bits are 1 in the Same place. For example:  $A = 10011$  —, 2's complement:  $01101$   
— overlap = 1 So the design shall be something like this



To implement the 1's counter we can simply add the bits of the output XOR's.

Another approach which can be taken is to add the bits of the original number and its complement in the following manner.





## Question 8

The system verilog code for the OC2B is as follows:

```
`timescale 1ns/1ns
module Q70counter(input[63:0] A,output [6:0] f);
    wire [63:0] Ap,A2s,XORout;
    assign Ap=~A;
    assign A2s=Ap+64'd1;
    integer i,ones=0;
    genvar k;
    generate
        for(k=0;k<64;k=k+1) begin:xoring
            xor xx (XORout[k],Ap[k],A2s[k]);
        end
    endgenerate
    always @(XORout)begin
        for(i=0;i<64;i=i+1)
            ones=ones+XORout[i];
        end
        assign f=ones;
    endmodule
```

Figure 9: OC2B