

University of Tehran College of Engineering School of Electrical and Computer Engineering



Digital Systems 1

Dr.Navabi

Computer Assignment 6

Soroush Mesforush Mashhad SN:810198472

Tir 00

Abstract

In this computer assignment, we shall do our best to create a 32-bit floating point multiplier, I have done this using wrappers, a sequential multiplier and a combinational adder, due to Quartus II malfunctions I was forced to complete the project using Verilog files instead of SystemVerilog.

Project Generated Files(n)

A full view of the generated and used SystemVerilog files in my project can be seen below:




Figure 1: Generated and Compiled .v files

Questions

a




Figure 2: The Design





Figure 3: The RTL version of the design

\mathbf{b}

Due to the combination of the sequential multiplier and the adder forming the FP part, therefore the shape shall be something like this:






Figure 4: Wrapper Design




Figure 5: Sequential Multiplier

The simulation can be seen as follows.

Verilog Code & Testbench

```
'timescale lns/lns
module SequentialMultTB();
         reg clk=1'b0;
        reg rst=0;
         reg start=0;
         reg [23:0] A;
         reg [23:0] B;
         wire [47:0] Resultbus;
         wire ready;
         SequentialMultTop UUT (clk, rst, start, A,B, Resultbus, ready);
         always #5 clk <= ~clk;
         initial begin
                    #3 rst=1;
                    #3 rst=0;
                  #13 A=24'd2;
                                                                                        'timescale lns/lns
                  #13 B=24'd2;
                                                                                        module SequentialMultTop(input clk,rst,start,input [23:0] A,B,output[47:0] Resultbus,output ready);
                    #3 start=1;
                  #13 start=0;
                  #300 A=24'd5;
                                                                                        wire loadA, shiftA, loadB, loadP, InitP, Bsel;
                  #100 B=24'd12;
                  #3 start=1;
                                                                                         MULTDP DP(clk,rst,loadA,loadB,loadP,shiftA,InitP,Bsel,A,B,Resultbus,A0);
                  #13 start=0;
                                                                                         MULTCU CU(clk, rst, start, AO, loadA, shiftA, loadB, loadP, InitP, Bsel, ready);
                  #400 $stop;
                                                                                        endmodule
endmodule
```

Figure 6: Verilog Code & Testbench

Waveform




Figure 7: Waveform

f& g

Due to these parts being embedded in the design I couldn't test them separately, their functionality is included in the next parts.

h

The simulation can be seen as follows.

Verilog Code & Testbench

```
] mobile Top Level (input cll, ret, startful, resultaccept, input (11:0) I , output (11:0) Resulting, input indeedy, output indecept, output domelial, resultready);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                wire AO, loadh, shifth, loadB, loadP, InitP, Bsel, co, cosub, Mulised:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              wire [47:0] ResultMul, FMmlised:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              wire [22:0] PMantissa:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  wire [31:0] A, B,TempResBus:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                wire end, end, indecepta, indecepta;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  wire [9:0] Radder, Rempl, Remp:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  or (inaccept, inaccepta, inaccepta)
                                                                                                                Rg/2Bit hreg(.PI(X), .clh(clh), .rst(rst), .en(enh), .ready(inReady), .DO(h), .accept(inAccepth));
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  \texttt{Rg12Bit Breg}(.PI(X), ..clk(clk), ..rst(rst), .en(enB), .ready(inBeady), .PO(B), .accept(inAcceptB)) \\
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  WrapIn w(.cli(cli), .rst(rst), .inReady(inReady), .inAccept(inAccept), .enA(enA), .enB(enB));
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     MILITO (c.ili(cli), .ret(ret), .loadi(loadi), .loadi(loadi), .loadi(loadi), .shiftl(shiftl), .lait([lait]), .Beel (let), .live((l'b), live((l'b), live
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  (dison) (Magnet, (1981), 1981), (Sheal) (Sheal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  {\tt Adder\ Addition(.A(A(20:22)),\ .B(B(20:22)),\ .cin(1^b0),\ .sum(Radder),\ .co(co));}
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  \texttt{Adder Subtraction}(.\texttt{A}(\texttt{Radder}), .\texttt{B}([10"\texttt{b}100000010]), .\texttt{cin}(1"\texttt{b}0), .\texttt{sum}(\texttt{Rexp}), .\texttt{co}(\texttt{cosub}));
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  Restreparation\ prep.\ [Nalised (Malised),\ Minised (Malised),\ Mantises (Mantises),\ Mempl (Rempl),\ Mempliful (Resultiful),\ Mempliful (Resultiful),\ Mempliful),\ Mempliful (Resultiful),\ Mempliful),\ Memplifu
```

Figure 8: Verilog Code & Testbench

Waveform






Figure 9: Waveform

i&j&k

The symbols can be seen as below, also the synthesized files are included in the project.





l&m

In this part we instantiate both of the pre and post synth files.

Verilog Code & Testbench

Figure 10: Top Level

```
timescale lns/lns
p- module PrePostInstanceTB();
         reg clk-1'b0;
         reg rst-0;
         req startMul-0;
         reg [31:0] Tempbus;
         req ready1 - 0;
         reg ready2 - 0;
         reg resultaccept-0;
         wire accept1,accept2,domeMul1,domeMul2,resultready1,resultready2;
         wire [31:0] ResultBusl;
         wire [31:0] ResultBus2;
         PMultiPostSynth UNT2 (clk, rst, startMul, resultaccept , Tempbus, ResultBus2, ready2 , accept2, doneMul2, resultready2);
         Top Level UUT1 (clk, rst, startMul, resultaccept , Tempbus, ResultBusl, readyl , accept1, doneMull, resultreadyl);
         always #10 clk <- -clk;
         initial begin
                 #40 rst-1;
                 |40 rst-0;
                 140 Tempbus - A;
                 #40 ready1 - 1; ready2-1;
                 #40 if (accept1) begin ready1 - 0; end if (accept2) begin ready2 - 0; end
                 #40 Tempbus - B;
                 #40 ready1 - 1; ready2-1;
                 #40 if(accept1) ready1 = 0; if(accept2) ready2 = 0;
                 #40;
                 #40 startMul-1;
                 #40 startMul-0;
                 #800 resultaccept-1;
                 #400 resultancept=0;
                 140 rst-1;
                 #40 rst=0;
                 |40 ready1 - 1; ready2-1;
                 #40 if(accept1) begin ready1 - 0; end if(accept2) begin ready2 - 0; end
#40 Temphus - 32'b010000011000110000000000000000;
                 |40 ready1 = 1;ready2-1;
                 #40 if (accept1) ready1 - 0; if (accept2) ready2 - 0;
                 140;
                 140 startMu1-1;
                 #40 startMul-0;
                 #800 resultaccept-1;
                 #200 $stop;
         and
endmodule
```

Figure 11: Testbench

Waveform




Figure 12: Waveform

 \mathbf{o}

Has been satisfied in previous parts.

\mathbf{p}

Total PLLs

The compilation report is as follows.

Flow Status Successful - Sun Jun 27 16:53:38 2021 Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition **Revision Name** FMultiPostSynth Top-level Entity Name FMultiPostSynth Family Cyclone IV E Device EP4CE10F17C8L Timing Models Final Total logic elements 250 / 10,320 (2%) Total registers 183 Total pins 72 / 180 (40 %) Total virtual pins Total memory bits 0 / 423,936 (0%) Embedded Multiplier 9-bit elements 0/46(0%)

0/2(0%)