

University of Tehran College of Engineering School of Electrical and Computer Engineering



Digital Systems 1

Dr.Navabi

Computer Assignment 4

Soroush Mesforush Mashhad SN:810198472

Khordad 00

1 Project generated files

A full view of the generated and used SystemVerilog files in my project can be seen below:




Figure 1: Generated and Compiled .sv files




Figure 2: Hand Simulation

2 Questions

2.1 Q1 & Q2

Each of the nand gates have an 8ns delay respectively.

2.1.1 SystemVerilog Code & Testbench

```
'timescale lns/lns
  timescale lns/lns
                                             module Q21SRLatchTB();
                                                  logic CLK=0;
module Q1SRLatch(input S,R,CLK,output Q,Qb);
                                                  logic S=0;
     wire x, y, Sb, Rb, CLKb;
                                                  logic R=0;
                                                  wire Qb,Q;
     nand #8 (Sb, S, S);
                                                  Q1SRLatch UUT (S,R,CLK,Q,Qb);
     nand #8 (Rb , R ,R);
                                               always #65 CLK<=~CLK;
                                                 initial begin
     nand #8 (CLKb , CLK , CLK);
                                                     #100 R = 1;
                                                     #100 R = 0;
     nand #8 (x , Rb , CLKb);
                                                     #100 S = 1;
     nand #8 (y , Sb , CLKb);
                                                     #100 R = 1;
                                                     #100 R = 0;
     nand #8 (Qb,Q,x);
                                                     #100 S = 0;
                                                     #100 $stop;
     nand #8(Q , Qb , y);
  endmodule
                                                endmodule
```

Figure 3: System Verilog Code & Testbench

2.1.2 Waveform




Figure 4: SRLatch Waveform

2.2 Q3

2.2.1 Hand-Simulation




Figure 5: Hand Simulation

We fullfil our need to make a DLatch by using a not gate with a 6ns delay and by utilizing the previous SRLatch.

2.2.2 SystemVerilog Code & Testbench

```
timescale lns/lns
                                       module Q3DLatchTB();
                                         logic CLK=0;
                                         logic D=0;
                                         wire Qb,Q;
                                         Q3DLatch UUT (D, CLK, Q, Qb);
                                         always #50 CLK<=~CLK;
                                         initial begin
                                            #50 D = 0;
                                            #50 D = 1;
'timescale lns/lns
                                            #50 D = 0;
module Q3DLatch(input D ,CLK ,output Q,Qb);
                                            #50 D = 1;
                                            #50 D = 1;
  wire X;
                                            #50 D = 0;
  not #6 (X,D);
                                            #50 $stop;
  Q1SRLatch G1 (.S(X), .R(D), .CLK(CLK), .Q(Q), .Qb(Qb));
                                         end
endmodule
                                       endmodule
```

Figure 6: SystemVerilog Code & Testbench

2.2.3 Waveform




Figure 7: DLatch Waveform

$2.3\quad \mathbf{Q4}\ \&\ \mathbf{Q5}$

2.3.1 Hand-Simulation




Figure 8: Hand Simulation

In this part we connect the DLatches respectively, but this design shall not work properly due to the fact that we don't have a Master-Slave here hence the input jumps right onto the output.

2.3.2 SystemVerilog Code & Testbench

```
timescale lns/lns
module Q4ShiftRegister(input si,CLK,output [7:0]P0);
                                                   'timescale lns/lns
       wire [8:0]Con;
                                                   module Q54ShiftRegisterTB();
       assign Con[8]=si;
                                                   logic si=0,CLK=0;
       genvar i;
                                                   wire [7:0] PO;
       generate
                                                   Q4ShiftRegister UUT (si, CLK, PO);
            for (i=0;i<8;i=i+1)begin:DFFs
                                                   always #40 CLK<=~CLK;
                  Q3DLatch Latches(Con[8-i],CLK,Con[8-i-1]);
                                                   initial begin
                                                      repeat(8) #50 si=$random();
       endgenerate
                                                      #800 $stop;
       assign PO=Con[7:0];
                                                    end
                                                   endmodule
```

Figure 9: Verilog Code & Testbench

2.3.3 Waveform




Figure 10: Q4ShiftRegister Waveform

2.4 Q6

Here by connecting two of the DLatches consecutively we create the desired MSDFF.

2.4.1 SystemVerilog Code & Testbench

```
`timescale lns/lns
                                           module Q6MSDFFTB();
                                                logic CLK=0;
                                                logic D=0;
                                                wire Qb, Q;
                                                Q6MSDFF UUT (D,CLK,Q,Qb);
                                                always #40 CLK <=~CLK;
                                                initial begin
'timescale lns/lns
                                                  #100 D = 0;
module Q6MSDFF(input D , CLK , output Q,Qb);
                                                  #100 D = 1;
                                                  #100 D = 0;
   wire x, y;
                                                  #100 D = 1;
   Q3DLatch M(.D(D),.CLK(CLK),.Q(x),.Qb(y));
                                                  #100 D = 1;
                                                   #100 D = 0;
   Q3DLatch S(.D(x),.CLK(~CLK),.Q(Q),.Qb(Qb));
                                                  #100 Sstop;
endmodule
                                              endmodule
```

Figure 11: SystemVerilog Code & Testbench

2.4.2 Waveform




Figure 12: MSDFF Waveform

2.5 Q7

To create the MSDFFR we use the exact design of part 6 we merely add an if statement and we shall have the MSDFFR.

2.5.1 SystemVerilog Code & Testbench

```
'timescale lns/lns
                                                 'timescale lns/lns
                                               module Q7MSDFFTB();
module Q7MSDFFR(input D ,CLK,RST,output logic Q,Qb);
                                                   logic CLK=0;
                                                   logic D=0;
     wire x, y;
                                                  logic RST=0;
                                                  wire Qb,Q;
     Q3DLatch M(.D(D),.CLK(CLK),.Q(x),.Qb(y));
                                                   Q7MSDFFR UUT (D, CLK, RST, Q, Qb);
                                                   always #40 CLK<=~CLK;
     Q3DLatch S(.D(x),.CLK(~CLK),.Q(Q),.Qb(Qb));
                                                 initial begin
                                                     #100 D = 0;
    always@(RST)begin
                                                     #100 D = 1;
                                                     #100 D = 0;
     if (RST)
                                                     #100 D = 1;
        Q<=1'b0;
                                                     #100 D = 1;
                                                     #50 RST=1;
        Ob<=1'b1;
                                                     #100 D = 0;
                                                     #100 RST=1;
                                                     #100 Sstop;
                                                   end
                                               - endmodule
```

Figure 13: SystemVerilog Code & Testbench

2.5.2 Waveform




Figure 14: MSDFFR Waveform

2.6 Q8

2.6.1 Hand-Simulation




Figure 15: Hand Simulation

Here we connect 8 of the MSDFFRs to make a shift register, here this shift register shall work properly because with the utilization of the MSDFFR we solve the timing problem.

2.6.2 SystemVerilog Code & Testbench

```
'timescale lns/lns
                                                           'timescale lns/lns
| module Q8ShiftRegister(input si,CLK,RST,output [7:0]PO);
                                                         module Q8ShiftRegisterTB();
      wire [8:0]Con;
                                                          logic si=0, CLK=0, RST=0;
      assign Con[8]=si;
                                                          wire [7:0] PO;
      genvar i;
                                                          Q8ShiftRegister UUT(si,CLK,RST,PO);
      generate
                                                          always #40 CLK<=~CLK;
            for (i=0; i<8; i=i+1)begin:DFFs
                                                         initial begin
                   Q7MSDFFR Latches(Con[8-i],CLK,RST,Con[8-i-1]);
                                                             repeat(8) #50 si=$random();
             end
                                                             #800 $stop;
      endgenerate
                                                         end
      assign PO=Con[7:0];
-endmodule
                                                         -endmodule
```

Figure 16: SystemVerilog Code & Testbench

2.6.3 Waveform




Figure 17: Q8ShiftRegister Waveform

2.7 Q9

Here somewhat like Cprogramming we use the help of a temporary wire and with the help of the always statement we create the shift register.

2.7.1 SystemVerilog Code & Testbench

```
'timescale lns/lns
                                                              timescale lns/lns
module Q9ShiftRegister(input [7:0]PI, input CLK, si, output logic[7:0]PO);
                                                             module Q9ShifRegisterTB();
    logic[7:0]temp;
                                                                logic [7:0] PI = 8'b10010100;
    integer cnt=0;
     always@(negedge CLK)begin
                                                                logic si = 0 , CLK = 0;
      if (cnt==0) begin
                                                                wire [7:0] PO;
         temp<=PI;
                                                                Q9ShiftRegister UUT(PI, CLK, si, PO);
      else begin
                                                                always #40 CLK = ~CLK;
         temp<=P0;
                                                              initial begin
      cnt=cnt+1;
                                                                #800 $stop;
    end
                                                              end
      assign PO = {si, temp[7:1]};
                                                             endmodule
endmodule
```

Figure 18: SystemVerilog Code & Testbench

2.7.2 Waveform



Figure 19: Q9ShiftRegister Waveform

2.8 Q10

2.8.1 Hand-Simulation




Figure 20: Hand Simulation

Here we create an LFSR(Linear Feedback Shift Register), these shift registers are used to generate pseudo-random numbers and so forth, we create this register by xoring the wires which are shown to us by the following polynomial and feeding it back in as the serial input.

$$x^8 + x^7 + x^6 + x^3 + 1$$

2.8.2 SystemVerilog Code & Testbench

```
`timescale lns/lns
                                                          module Q10LFSRTB();
                                                              logic [7:0] PI = 8'b10010100;
                                                              logic CLK = 0;
                                                              wire [7:0] PO;
                                                              Q10LFSR UUT (PI, CLK, PO);
                                                              always #40 CLK = ~CLK;
'timescale lns/lns
                                                          initial begin
module Q10LFSR(input[7:0]PI,input CLK,output [7:0]PO);
                                                              #20500 $stop;
        logic z;
        xor(z,PO[0],PO[1],PO[2],PO[5]);
                                                             end
       Q9ShiftRegister SR1 (.PI(PI),.CLK(CLK),.si(z),.PO(PO));
                                                             endmodule
-endmodule
```

Figure 21: SystemVerilog Code & Testbench

2.8.3 Waveform



Figure 22: LFSR Waveform