

University of Tehran College of Engineering School of Electrical and Computer Engineering



Digital Systems 1

Dr.Navabi

Homework 8

Soroush Mesforush Mashhad SN:810198472

Khordad 00

The system verilog code for the wanted upcounter is as follows:

```
timescale lns/lns
module Q18BitUpCounter(inout [7:0] PIO,input clk,rst,cnt,ld,ci,oe,output co);
logic[7:0] LogInt;
always@(negedge clk,negedge rst)begin
    if(~rst)
        LogInt<=8'd0;
else begin
    if(ld)
        LogInt<=PIO;
        else if (cnt) LogInt<=ci ? (LogInt+1):LogInt;
end
end
assign PIO=oe?LogInt:8'bz;
assign co=(cntsoe)? s{PIO,ci}:1'b0;
endmodule</pre>
```

Figure 1: 8-bit upcounter




Figure 2: Cascading of counters

The system verilog code for the wanted shift register is as follows:

```
`timescale lns/lns

module Q38BitShiftRegister(input [7:0] PI,input clk,rst,shen,ld,si,output logic [7:0] PO,output so);

assign so=PO[0];

always@(negedge clk,negedge rst)begin
    if(~rst)
        PO<=8'd0;
    else if(ld)
        PO<=PI;
    else
        PO<=(shen)?{si,PO[7:1]}:PO;
    end
endmodule</pre>
```

Figure 3: 8-bit shift register





Figure 4: Cascading Of Shift Registers



We assume Itel the initial Values are assort

So if we pot cin=0 we have

score—10000—1000—1 Nothing Lappas counting doring

sccur.


if Cin=1 we Shall have:

0000—1111—1610—1001—1000

O111—10016—10001—1000

So at ter same transitions we get back to the starting

Point



The system verilog code for the wanted upcounter and the synthesis results are as follows:

Figure 5: 4-bit upcounter



Figure 6: Synthesis

As we can see 4 DFFs are used which are what we expected, some other

needed gates such as NAND, NOR and Not have been made to implement our other needs.