



Digital Systems 1 CA1 Report

Soroush Mesforush Mashhad (810198472)

Project Generated Files:

A view of all my generated and compiled files can be seen in the following attachment:




Figure 1: Generated and Compiled .sv files

Question 1:

• Hand Simulation:




Figure 2: Hand Simulation

• Verilog Code & Testbench:

```
//In this module I have created a NAND ga
                                                     `timescale lns/lns
                                             2
        timescale lns/lns
                                                  module NANDtestbench();
                                             3
    module NAND (input il,i2,output out);
                                                        logic aa=0;
                                             4
                                                        logic bb=0;
     //Here I have defined the needed wires as
                                             5
5
                                                       wire ww;
        wire y;
                                             6
                                                       NAND UUT (aa, bb, ww);
6
        supplyl Vdd;
                                             7
                                                        initial begin
        supply0 Gnd;
                                             8
                                                        #30 aa=1;
8
     //Here we connect the pmos and nmos trans
                                             9
                                                        #30 bb=1;
9
        pmos #(5,6,7) Tl(out, Vdd,il);
                                            10
                                                        #30 aa=0;bb=0;
10
        pmos # (5,6,7) T2 (out, Vdd, i2);
                                            11
                                                        #30 aa=1;bb=1;
11
        nmos #(3,4,5) T3(y,Gnd,i2);
                                            12
                                                        #30 bb=0;
12
        nmos #(3,4,5) T4(out,y,il);
                                            13
                                                        #40 $stop;
13
    endmodule
                                            14
                                                       end
14
                                            15
                                                     endmodule
```

Figure 3: Verilog Code & Testbench

• Waveform:




Figure 4: NAND Waveform

Question 2:

• Hand Simulation:




Figure 5: Hand Simulation

• Verilog Code & Testbench:

```
//In this module I have created a tri-state buffer
                                                              'timescale lns/lns
 'timescale lns/lns
                                                         module NOTIFitestbench();
module NOTIF1 (input a, En, output w);
                                                              logic aa=1;
//Here I have defined the needed wires and supplies
                                                              logic EN=1;
                                                              wire ww;
  wire x, y, z;
                                                              NOTIF1 UUT (aa, EN, ww);
  supplyl Vdd;
                                                              initial begin
  supply0 Gnd;
                                                               #30 aa=0;
//Here we connect the pmos and nmos transistors accordingly.
                                                               #30 EN=0;
  pmos # (5, 6, 7) Tl(x, Vdd, En);
                                                               #30 EN=1;
  nmos # (3,4,5) T2(x,Gnd,En);
                                                               #30 aa=1;
  pmos #(5,6,7) T3(y,Vdd,a);
                                                               #50 $stop;
  pmos #(5,6,7) T4(w,y,x);
                                                              end
  nmos #(3,4,5) T5(w,z,En);
                                                           endmodule
  nmos #(3,4,5) T6(z,Gnd,a);
endmodule
```

Figure 6: Tri-State Buffer Code & Testbench

• Waveform:




Figure 7: Tri-State Buffer Waveform

Question 3:

• Hand Simulation:




Figure 8: Hand Simulation

First we should note that the worst case delays to 1 and 0 for a NOT gate made with a NAND gate shall be 5ns and 8ns respectively, therefore we can have odd numbers during the simulation, whilst simulating I encountered a 41 ns delay when transitioning to 1 and also 0 and a weird 44ns delay which shall be depicted in the future parts.

• Verilog Code & Testbench:

```
//In this Module I've created a 4 to 1
                                                        timescale lns/lns
://MUX with 2 input NAND gates only.
                                                    module MUXNANDtestbench();
  'timescale lns/lns
                                                       logic aa, bb, cc, dd, ss0, ss1;
module MUXNAND(input a,b,c,d,s0,s1, output out);
                                                       wire oout;
//Here I have defined the needed wires.
 wire x, y, z, w, f, h, k, l, m, o;
                                                       integer i=0;
/*Based on the design for a 4 to 1 MUX
                                                       MUXNAND UUT (aa, bb, cc, dd, ss0, ss1, oout);
with 2 input NAND gates, I've used the
                                                       initial begin
NAND gate from problem 1 (11 gates) and connected
                                                       while (i<64) begin
them in the proper manner.*/
                                                       #100;
  NAND T1 (.il(s0),.i2(s0),.out(x));
                                                       {aa,bb,cc,dd,ss0,ss1}=64-i;
  NAND T2 (.il(s0),.i2(d),.out(o));
                                                       #100;
  NAND T3 (.il(sl),.i2(k),.out(m));
  NAND T4 (.il(sl),.i2(sl),.out(y));
                                                       {aa,bb,cc,dd,ss0,ssl}=i;
  NAND T5 (.il(b),.i2(x),.out(z));
                                                       i=i+1;
  NAND T6 (.il(o),.i2(z),.out(k));
                                                       end
  NAND T7 (.il(s0),.i2(c),.out(w));
                                                       #100 $stop;
  NAND T8 (.il(x),.i2(a),.out(f));
                                                       end
  NAND T9 (.il(w),.i2(f),.out(h));
                                                    endmodule
  NAND T10 (.il(h),.i2(y),.out(l));
  NAND T11 (.i1(1),.i2(m),.out(out));
endmodule
```

Figure 9: 4to1 MUX(With NAND) Code & Testbench

• Waveform:




Figure 10: 4to1 MUX(With NAND) Waveform

Question 4:

• Hand Simulation:




Figure 11: Hand Simulation

In this design I have only used Tri-State buffers (even to implement the not gate), whilst simulating I encountered a 36ns delay for transitioning to 1 and 0 respectively.

• Verilog Code:

```
/*In this module I've created a 4 to 1
                                                          'timescale lns/lns
MUX using a Tristate buffer only.*/
 `timescale lns/lns
                                                      module MUXBUFtestbench();
module MUXBUf (input a2, b2, c2, d2, s02, s12, output out2);
                                                         logic aa, bb, cc, dd, ss0, ss1;
//Here I've defined the needed wires.
                                                         wire oout;
 wire x,y,z,o;
/*The supply is used to connect
                                                         integer i=0;
to the En of the buffers to create an inverter*/
                                                         MUXBUf UUT (aa, bb, cc, dd, ss0, ss1, oout);
 supplyl Vdd;
                                                         initial begin
/*Based on the design for a 4 to 1 MUX
with tri-state buffers, I've used the
                                                         while (i<64) begin
Buffer from problem 2 (8 gates) and connected
                                                         #100;
them in the proper manner. */
                                                          {aa,bb,cc,dd,ss0,ss1}=64-i;
  NOTIF1 G1 (.a(s02),.En(Vdd),.w(x));
  NOTIF1 G2 (.a(a2), .En(x), .w(z));
                                                         #100;
  NOTIF1 G3 (.a(c2), .En(s02), .w(z));
                                                         {aa,bb,cc,dd,ss0,ss1}=i;
  NOTIF1 G4 (.a(b2), .En(x), .w(o));
  NOTIF1 G5 (.a(d2), .En(s02), .w(o));
                                                         i=i+1;
  NOTIF1 G6 (.a(s12), .En(Vdd), .w(y));
                                                         end
  NOTIF1 G7 (.a(o),.En(s12),.w(out2));
                                                         #100 $stop;
  NOTIF1 G8 (.a(z), .En(y), .w(out2));
endmodule
                                                      endmodule
```

Figure 12: 4to1 MUX(With Tri-State Buffer) Code and Testbench

• Waveform:




Figure 13: 4to1 MUX(With Tri-State Buffer) Waveform

Question 5:

The delays are less for the MUX made with Tri-state buffers compared to the one made with NAND gates, this is because of the structural layout of transistors in the said designs. The design for problem 3 has 11 NAND gates which consists of 44 PMOS and NMOS transistors and the design for problem 4 has 8 Tri-State buffers which is made up of 48 PMOS and NMOS transistors therefore I think it has a greater power consumption.