

1- 6539 Binary, 1100110001011 \rightarrow 13 bits for
unSigned Binary representation.

6539 BCD, 0110 0101 0011 1001 \rightarrow 16 bits

2- Both of the 4-bit gray code and binary code are useful number
system which are depicted below and can be converted to each other
in a manner which I shall explain shortly.

Binary Code:

0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001
10	1010
11	1011
12	1100
13	1101
14	1110
15	1111

Gray Code:

0	0000
1	0001
2	0011
3	0010
4	0110
5	0111
6	0101
7	0100
8	1100
9	1101
10	1111
11	1110
12	1010
13	1011
14	1001
15	1000

Now we want to convert Binary to gray code, if we compare
the most significant bit (MSB) of these two codes, in all cases they are
the same.


to find the other bits of the gray code from binary we do the following

To find the n^{th} bit of the gray code from binary we must perform XOR on the $(n-1)^{\text{th}}$ and n^{th} bit of the binary number and put it as the n^{th} bit of the gray code

example : $\underbrace{1011}_{\text{binary}} \xrightarrow{\substack{\text{01 XOR 1} \\ \text{01 XOR 1} \\ \text{11 XOR 0}}} \underbrace{1110}_{\text{gray code}}$

Gate implementation:

$\underbrace{abcd}_{\text{binary}} \rightarrow \underbrace{wxyz}_{\text{gray}}$




Now we shall convert gray code to binary.


To do this, we note that the MSB for gray code and binary code are the same. For the n^{th} bit we check the gray code, if its n^{th} bit is 1, then the n^{th} bit for binary shall be the complement of the $(n-1)^{\text{th}}$ bit of the binary number and if the gray code's n^{th} bit is 0 the n^{th} bit of the binary number shall be its $(n-1)^{\text{th}}$ bit

Gate implementation:

$\underbrace{abcd}_{\text{gray}} \rightarrow \underbrace{wxyz}_{\text{binary}}$



3 For inputs a and b and output w the boolean form of the NAND gate shall be: $w = \overline{a \cdot b}$ and the CMOS implementation is:



Truth table:

a	b	w
1	1	0
1	0	1
0	1	1
0	0	1


701 700 702
nmos: # (3,5,7)
Pmos: # (4,6,8)

Worst Case Delay to 1: For us to have 1 on the output one of the pmos transistors should conduct, which means we need 4 nano seconds for it. both the nmos transistors should send 2 So the worst case delay to 1 shall be: $7+7=14ns$


Worst Case Delay to 0: To have 0 on the output we must get 2 from at least one of the pmos transistors which takes a minimum of 8 nano seconds

and both the nmos transistors must send 0 so the delay is: $5+5=10ns$

Worst Case to 1 Delay waveform:




Worst Case to 0 Delay waveform:



in this part the pmos is sending 1 and the nmos don't send 2 yet so we have X

4. Here I shall create a 2x1 MUX, for inputs a, b and s as the Select Value
a Simple Schematic and truth table is depicted below:




Truth table:

a	b	s	w
0	0	0	0
0	1	0	0
1	0	0	1
1	1	0	1
0	0	1	0
0	1	1	1
1	0	1	0
1	1	1	1


Boolean:

$$w = \bar{s} \cdot a + s \cdot b$$

NAND gate implementation of MUX:




5. In question 3 the worst case to 1 for a nand gate was: 14ns
and the worst case to 0 was: 16 ns here we shall use these delays.
The worst path we can choose is depicted below



for all Scenarios we worst
thing that can happen is
two worst case to 1 Delays and one
worst case to 0, this is the worst
case all in all which is: $11 + 14 + 10$
 $= 38ns$


To generate the waveform we have:

a	b	s	a.b.s
0	1	0	0



$$\text{Delay} = 10 + 14 - 10 = 38 \text{ ns}$$

6- We draw the structure And its truth table accordingly:



truth table :
NMOS: # (3,5,7)
PMOS: # (4,6,8)

a	EN	Y
1	1	0
1	0	Z
0	1	1
0	0	Z

To 0: We must have Z from the upper part and 0 from the lower nmos transistors. if $a=EN=1$ the lower nmos's shall have a 10ns delay. For the upper part we have 8ns delay for the PMOS in the inverter and another 8ns for the PMOS which is connected to the inverter, the

Upper pmos transistor shows the same manner, So: Delay = 16ns

To 1: For this to happen: $a=0$, $EN=1$ in this case the lower part of the structure has a 14ns delay, and the pmos of the inverter shall have an 8ns delay and the lower pmos connects in 4ns hence we have $8+4=12ns$ So: Delay = 14ns

To 2: The delay for $a=EN=0$ is greater than the other form So I shall write this one only. In this case we shall have to 2 delays for the lower nmos transistors which is 14ns. For the inverter we have a 7ns nmos delay and for the following pmos we have 8ns delay So: Delay: $8+7=15ns$

7. For the first we shall find the time needed to go from $0.9V_0$ to $0.1V_0$

$$V = V_0 e^{-\frac{t}{RC}} \quad 0.9V_0 = V_0 e^{-t_1/RC} \quad (1) \quad 0.1V_0 = V_0 e^{-\frac{t_2}{RC}} \quad (2) \quad \frac{(1)}{(2)} \rightarrow$$

$$9 = e^{\frac{\Delta t}{RC} \ln} \quad \frac{\Delta t}{RC} = \ln 9 \rightarrow \Delta t = RC \ln 9 \approx 2.19 RC$$

For the second part a reasonable approximation could be $0.001V_0$ similar to the last part we have: $1000 = e^{\frac{\Delta t}{RC} \ln} \rightarrow \Delta t = RC \ln(1000) \approx 6.9 RC$

To find Δt when going from V_0 to $0.5V_0$ we have (similar to previous parts) $V_0 = V_0 e^{-t/RC} \quad (1) \quad 0.5V_0 = V_0 e^{-\frac{t}{RC}} \quad (2) \quad \frac{(1)}{(2)} \rightarrow 2 = e^{\frac{\Delta t}{RC} \ln} \rightarrow \Delta t = RC \ln 2 \approx 0.69 RC$