



University of Tehran  
College of Engineering  
School of Electrical and Computer Engineering



# Digital Systems 1

Dr.Navabi

## Homework 5

Soroush Mesforush Mashhad

SN:810198472

Ordibehesht 00

## Question 1

A

The verilog and synthesized code are depicted below:


```
`timescale 1ns/1ns
module Q1(input a,b,c,d , output f);
assign f = (~a&b&c&d) | (~a&b&c&d) | (~a&b&c&d) |
(~a&b&c&d) | (~a&b&c&d) | (a&b&c&d) |
(a&b&c&d) | (a&b&c&d) | (a&b&c&d);
endmodule
```

Figure 1: Original Verilog

```
module Q1(a, b, c, d, f);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  input a;
  input b;
  input c;
  input d;
  output f;
  NOT _30_ (.A(_18_),.Y(_25_));
  NOT _31_ (.A(_24_),.Y(_26_));
  NOR _32_ (.A(_26_),.B(_25_),.Y(_28_));
  NOT _33_ (.A(_19_),.Y(_29_));
  NOR _34_ (.A(_27_),.B(_29_),.Y(_20_));
  NAND _35_ (.A(_26_),.B(_25_),.Y(_21_));
  NOR _36_ (.A(_21_),.B(_20_),.Y(_22_));
  NOR _37_ (.A(_22_),.B(_28_),.Y(_23_));
  assign _18_ = c;
  assign _19_ = b;
  assign _24_ = a;
  assign _27_ = d;
  assign f = _23_;
endmodule
```

Figure 2: Synthesized Verilog

1. B) The SOP is:  $\bar{a}\bar{b}\bar{c}d + \bar{a}b\bar{c}d + \bar{a}b\bar{c}\bar{d} + \bar{a}b\bar{c}d + \bar{a}b\bar{c}\bar{d} + \bar{a}b\bar{c}d + \bar{a}b\bar{c}\bar{d} + \bar{a}b\bar{c}d$   
 $+ \bar{a}b\bar{c}d + \bar{a}b\bar{c}d$ .



Now Utilizing Boolean Algebra we have:

$$\begin{aligned}
 f &= (\bar{a} + \bar{c}) + (\bar{b} \cdot \bar{c}) + (\bar{b} + d) = ac + \overline{(a+c) + (b\bar{d})} \\
 &= (\bar{a} + \bar{c}) \cdot \overline{(a+c) + (b\bar{d})} = (\bar{a} + \bar{c}) \cdot ((a+c) + b\bar{d}) \\
 &= \bar{a}a + \bar{a}c + a\bar{c} + c\bar{c} + b\bar{c}d + \bar{a}b\bar{d} = a\bar{c} + \bar{a}c + b\bar{c}d + \bar{a}b\bar{d}
 \end{aligned}$$

This is exactly correct because our minimized function is:  $a\bar{c} + \bar{a}c + \begin{cases} b\bar{c}d \\ \bar{a}b\bar{d} \end{cases}$


Hence the synthesis is correct

c)  $f = \sum_m (2, 3, 4, 6, 7, 8, 9, 12, 13)$


cd \ ab	00	01	11	10
00	0	1	1	1
01	0	0	1	1
11	1	1	0	0
10	1	1	0	0

$$f(a, b, c, d) = a\bar{c} + \bar{a}c + \begin{cases} b\bar{c}d \\ \bar{a}b\bar{d} \end{cases}$$

If we are allowed to use 3-input NAND gates,  $F = a\bar{c} + \bar{a}c + \bar{a}b\bar{d}$



In this case I dare say that this circuit has less gates and probably a lesser delay but if we use 2 input gates only:



In this case our number of gates increase drastically and I think the delay is probably more than the synthesized circuit.

2. b) After synthesizing the Verilog code I've designed this circuit exactly from the synthesis results.

## Question 2

A

The verilog and synthesized code are depicted below:


```
`timescale 1ns/1ns
module Q2p1(input A,B,input Cin, output S, output Co);
  assign {Co,S}=A+B+Cin;
endmodule
```

Figure 3: Original Verilog

```
module Q2p1(A, B, Cin, S, Co);
  wire _00;
  wire _01;
  wire _02;
  wire _03;
  wire _04;
  wire _05;
  wire _06;
  wire _07;
  wire _08;
  wire _09;
  wire _10;
  wire _11;
  wire _12;
  wire _13;
  wire _14;
  wire _15;
  wire _16;
  wire _17;
  wire _18;
  wire _19;
  input A;
  input B;
  input Cin;
  output Co;
  output S;
  NOT _20 ((A(_13)),Y(_15));
  NOT _21 ((A(_03)),Y(_17));
  NOT _22 ((A(_04)),Y(_18));
  NAND _23 ((A(_18)),B(_17)),Y(_19));
  NAND _24 ((A(_04)),B(_03)),Y(_05));
  NAND _25 ((A(_05)),B(_19)),Y(_06));
  NOR _26 ((A(_06)),B(_15)),Y(_07));
  NOR _27 ((A(_04)),B(_03)),Y(_08));
  NOR _28 ((A(_18)),B(_17)),Y(_09));
  NOR _29 ((A(_09)),B(_08)),Y(_10));
  NOR _30 ((A(_10)),B(_13)),Y(_11));
  NOR _31 ((A(_11)),B(_07)),Y(_14));
  NAND _32 ((A(_10)),B(_13)),Y(_12));
  NAND _33 ((A(_12)),B(_05)),Y(_16));
  assign _03 = A;
  assign _04 = Cin;
  assign _13 = B;
  assign S = _14;
  assign Co = _16;
endmodule
```

Figure 4: Synthesized Verilog





Full Adder with yoga 5.1

I checked the truth table for this circuit Very Carefully and obtained the following results.

A	B	Ci	S	Co
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

K-Map

Representation

Ci	AB			
	0	1	0	1
0	0	1	0	1
1	1	0	1	0

Ci	AB			
	0	0	1	0
0	0	0	1	0
1	0	1	1	1

The Above table and k-maps is exactly the Same as the Full Adder talked about in class, hence the synthesis has worked Smoothly.

## C

Firstly, I have included the photos for the number of gates and cells of Part b before and after re-integration:

Number of wires:	8	4.1.2. Re-integrating ABC results.		
Number of wire bits:	8	ABC RESULTS:	NAND cells:	5
Number of public wires:	5	ABC RESULTS:	NOR cells:	6
Number of public wire bits:	5	ABC RESULTS:	NOT cells:	3
Number of memories:	0	ABC RESULTS:	internal signals:	3
Number of memory bits:	0	ABC RESULTS:	input signals:	3
Number of processes:	0	ABC RESULTS:	output signals:	2
Number of cells:	5			
\$_NAND_	1			
\$_NOT_	1			
\$_OAI3_	1			
\$_XNOR_	2			

Figure 5: Part B

and now part c:

Number of wires:	20	ABC RESULTS:	NAND cells:	12
Number of wire bits:	29	ABC RESULTS:	NOR cells:	26
Number of public wires:	5	ABC RESULTS:	NOT cells:	13
Number of public wire bits:	14	ABC RESULTS:	internal signals:	15
Number of memories:	0	ABC RESULTS:	input signals:	9
Number of memory bits:	0	ABC RESULTS:	output signals:	5
Number of processes:	0			
Number of cells:	20			
\$_AND_	4			
\$_AOI3_	3			
\$_NAND_	2			
\$_OAI3_	2			
\$_OR_	1			
\$_XNOR_	2			
\$_XOR_	6			

Figure 6: Part C


As we expected in the 4-bit full adder we have more gates than the one in part b, the exact values(after reintegration) are depicted in the table below:

B	C
5 NAND's	12 NAND's
6 NOR's	26 NOR's
3 NOT's	13 NOT's

As we can see the patterns in part b have repeated themselves in this adder, for example in both case the number of NOR cells is twice the number of NOT cells and etc.



D) We notice that the 4-bit adder should kind of be the cascaded version of part B. So we shall have.



3-A) First of all we find the PIs and EPIs by using K-maps

$$f(a,b,c,d) = \sum m(2,3,4,6,8,9,11,12,13) d(7,15)$$

Cubical Form

cd \ ab	00	01	11	10
00	0	1	1	1
01	0	0	1	1
11	1	1	1	1
10	1	1	0	0

$$PI: a\bar{c}, \bar{a}c, \bar{b}cd, \bar{a}b\bar{d}, \bar{a}\bar{b}d, cd, b\bar{c}\bar{d}, ad$$

$$EPI: a\bar{c}, \bar{a}c$$

Now I shall show the PIs in the

Cubical form. they are:  $PI: 1x0x, 0x1x, x011, 01x0, 10x1, x111, x100$

B) For the EPIs we have:  $EPIs: 1x0x, 0x1x$

$$C) f(a,b,c,d) = a\bar{c} + \bar{a}c + cd + \bar{a}b\bar{d}$$

$$f(a,b,c,d) = a\bar{c} + \bar{a}c + cd + b\bar{c}\bar{d}$$

$$f(a,b,c,d) = a\bar{c} + \bar{a}c + ad + \bar{a}b\bar{d}$$

$$f(a,b,c,d) = a\bar{c} + \bar{a}c + ad + b\bar{c}\bar{d}$$

4 a)  $f(a,b,c,d) = \sum_m (2,3,4,6,7,8,9,12,13)$

cd \ ab	00	01	11	10
00	0 <sub>2</sub>	1 <sub>3</sub>	1 <sub>7</sub>	1 <sub>5</sub>
01	0 <sub>1</sub>	0 <sub>5</sub>	1 <sub>13</sub>	1 <sub>9</sub>
11	1 <sub>3</sub>	1 <sub>7</sub>	0 <sub>15</sub>	0 <sub>11</sub>
10	1 <sub>2</sub>	1 <sub>6</sub>	0 <sub>14</sub>	0 <sub>10</sub>

	0 cubes	1 cubes	2 cubes
0011	0010 ✓	0011 ✓	0x1x
0010	0100 ✓	0x10 ✓	1x0x
0100	1000 ✓	01x0	
0111	0011 ✓	x100	
0110	0110 ✓	100x ✓	
1101	1001 ✓	1x00 ✓	
1100	1100 ✓	0x11 ✓	
1000	0111 ✓	011x ✓	
1001	1101 ✓	1x01 ✓	
		110x ✓	

The PIs are:

01x0, x100, 0x1x, 1x0x

b) The EPJs are: 1x0x, 0x1x

c)

PI \ cell	0010	0011	0100	0110	0111	1000	1001	1100	1101
01x0			✓	✓					
x100			✓					✓	
0x1x	✓	✓		✓	✓				
1x0x						✓	✓	✓	✓
f	✓	✓		✓	✓	✓	✓	✓	✓

$$f(a,b,c,d) = a\bar{c} + \bar{a}c + \bar{a}b\bar{d}$$

$$f(a,b,c,d) = a\bar{c} + \bar{a}c + b\bar{c}\bar{d}$$

5- Firstly we shall check the table for a 3-to-2 binary

decoder. (Active high of course):

en	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	I <sub>0</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>	I <sub>4</sub>	I <sub>5</sub>	I <sub>6</sub>	I <sub>7</sub>
0	0	0	0	1	0	0	0	0	0	0	0
0	0	0	1	0	1	0	0	0	0	0	0
0	0	1	0	0	0	1	0	0	0	0	0
0	0	1	1	0	0	0	1	0	0	0	0
0	1	0	0	0	0	0	0	1	0	0	0
0	1	0	1	0	0	0	0	1	0	0	0
0	1	1	0	0	0	0	0	0	1	0	0
0	1	1	1	0	0	0	0	0	0	1	0
1	-	-	-	0	0	0	0	0	0	0	1

System Verilog description:

timescale 1ns / 1ns

```
module DCD3to2 (input [2:0] A, input en, output [0:7] F);
    assign F=en ? 8'd0;
```

```
    (A==0) ? 8'b10000000;
```

```
    (A==1) ? 8'b01000000;
```

```
    (A==2) ? 8'b00100000;
```

```
    (A==3) ? 8'b00010000;
```

```
    (A==4) ? 8'b00001000;
```

```
    (A==5) ? 8'b00000100;
```

```
    (A==6) ? 8'b00000010;
```


```
    (A==7) ? 8'b00000001;
```

```
endmodule 8'bxxxxxxxv
```




6-  $f(a,b,c,d) = \sum_m (0,1,2,3,4,6,8,9,13,15), d(5,11,14)$


ab \ cd	00	01	11	10
00	1	1	0	1
01	1	0	1	1
11	1	0	1	0
10	1	1	0	0



Now we must break that 4-to-1 MUX, to, 2-to-1 MUX's



8- As discussed in the lectures the design is something like this:



Now we will answer the question:

A) ~timeScale 1ns/1ns

module CMP1bit (input a,b, output lt,gt,eq);

assign {lt,eq,gt} = (a<b)? 3'b100:

(a>b)? 3'b001;

(a==b)? {lt,eq,gt}: 3'bxxx

endmodule

b) In order to create an 8-bit Comparator I am forced to use 8, of the 1 bit Comparators Cascaded.

~timeScale 1ns/1ns

module CMP8bit (input [7:0] A, input [7:0] B, output lt,gt,eq);

logic [7:0] l,e,g;

assign {l[0],g[0],e[0]} = 3'b001; like in the lecture.

CMP1bit C1(A[0],B[0],l[0],e[0],g[0],l[1],g[1],e[1]),

C2(A[1],B[1],l[1],e[1],g[1],l[2],g[2],e[2]),

C3(A[2],B[2],l[2],e[2],g[2],l[3],g[3],e[3]),

C4(A[3],B[3],l[3],e[3],g[3],l[4],g[4],e[4]),

C5(A[4],B[4],l[4],e[4],g[4],l[5],g[5],e[5]),

C6(A[5],B[5],l[5],e[5],g[5],l[6],g[6],e[6]),

C7(A[6],B[6],l[6],e[6],g[6],l[7],g[7],e[7]),

C8(A[7],B[7],l[7],e[7],g[7],lt,gt,eq);

endmodule



7-a) The codes are as follows.

module mux4to1\_low (input [3:0] A, input [1:0] S, input oe, output f);

assign f = oe ? 1'b2 :


(S = 2'b00) ? A[0] :

(S = 2'b01) ? A[1] :

(S = 2'b10) ? A[2] :

(S = 2'b11) ? A[3] : 1'bX;

endmodule



module mux4to1\_high (input [3:0] A, input [1:0] S, input oe, output f);

assign f = ~oe ? 1'b2 :

(S = 2'b00) ? A[0] :

(S = 2'b01) ? A[1] :

(S = 2'b10) ? A[2] :

(S = 2'b11) ? A[3] : 1'bX

endmodule

b) Similar to the project I shall create a 16-to-1 MUX

~ time scale 1ns / 1ns

module mux16to1 (input [0:15] J, input [3:0] S, oe, output f);

wire f1, f2, f3, f4;

mux4to1\_low M1 (.A({J[0], J[1], J[2], J[3]}), .S({S[0], S[1]}), .oe(oe), .f(f1))

M2 (.A({J[4], J[5], J[6], J[7]}), .S({S[0], S[1]}), .oe(oe), .f(f2))

M3 (.A({J[8], J[9], J[10], J[11]}), .S({S[0], S[1]}), .oe(oe), .f(f3))

M4 (.A({J[12], J[13], J[14], J[15]}), .S({S[0], S[1]}), .oe(oe), .f(f4))

M5 (.A({f1, f2, f3, f4}), .S({S[2], S[3]}), .oe(oe), .f(f))

endmodule.

c) with the help of two K-maps we have:


bc	00	01	11	10
de	00	1 <sub>0</sub>	1 <sub>1</sub>	0 <sub>4</sub>
01	1 <sub>1</sub>	0 <sub>5</sub>	1 <sub>15</sub>	1 <sub>9</sub>
11	1 <sub>3</sub>	0 <sub>7</sub>	1 <sub>11</sub>	0 <sub>14</sub>
10	1 <sub>2</sub>	1 <sub>6</sub>	0 <sub>10</sub>	0 <sub>8</sub>

a=0

bc	00	01	11	10
de	00	0 <sub>4</sub>	1 <sub>12</sub>	0 <sub>78</sub>
01	1 <sub>12</sub>	0 <sub>21</sub>	1 <sub>29</sub>	0 <sub>25</sub>
11	0 <sub>11</sub>	0 <sub>23</sub>	1 <sub>31</sub>	1 <sub>27</sub>
10	1 <sub>12</sub>	1 <sub>21</sub>	1 <sub>31</sub>	0 <sub>28</sub>

a=1

using our knowledge from min. based designs we have



~ timescale 1ns/7ns

module funct (input a,b,c,d,e, output f);

wire J[0,15];

wire S[3,0];

assign J[0,15] = {1'b1, ~e, 1'b1, e, 1'b1, ~e, 1'b0, e, e, ~e, ~e, e, ~e, ~e, 1'b1};

assign S[3:0] = {a,d,b,c};

mux16to1 M1(.J(J), .s(S), .oe(oe), .f(f));

end module