



		orush Ma			Digit	al Logic		1	Due Date	06 /	1 70	8
		ber: 8101		fallo	wing	Hwy						
	DI	0011	0010	0/00	0110	1/00	1/0/	1000	1001	101		
	01 10				/							
	x 100											
EPI	OYIX											
E門	1 x o x					/	/	/	/			
	x x//									/		
	1xx1				,		/					
	f	/	/	\triangle	/	/	/	/	/	0		
we	mus	t che	use t	he t	wa Z	Eris	900	ve a	lway S	hur	OXIY	
an/	100	Χ,	now .	ne m	+ LO.	4:11	the	cell	s ind	i cated	Afile	
1	and	\bigcirc	, for	each	we	hove	two	cho	icol	from	Combino	foria
ano	lysis	We	del	uce f	hod.	we h	ove	4 di	ffereng	/ way	5 40	
		thi								0		
				P =	ac	Jāc-	tald	1401				
						10c.						
				f =	ac 1	or ac-	+ hed	-1 cd				
				$\int_{-\infty}^{\infty}$	ac	or	+ bc	d -1 a	(





Soroush Mesforush Mashhad Student Number: 810198472	Digital Logic Design	Due Date: 10 / 1 / 20 6					
	circuit closely we see	that the worst paths					
to the output Consid of a not gate and two, three input NANDS, which							
Shall give us . 64848-	22ns delay now Consi	der the following transitions:					
oloo - olol: This is a 1 to a transition, and we pass the							
abre gater so me s	shall have 22 hs del	lay (worst Cose to a)					
C.							
ь.							
4							
f. ~ 77ms							
0111->0110; this	is a o to I transition	-, which also passes					
the discussed gater, hence	we shall have a zons d	lelay. (worst core to])					
0.							
6.							
d .							
P - 27ns							
C) System Verilby usi	ng assign:						
~ time scale 1 ns/1 hs module QIASSIGN cinput o	inh, c,d, output f);						
	a & ~ c ~ a & ~ b & c ~ a	868~d					

Soroush Mesforush Mashhad Student Number: 810198472	Digital Log ₩	gic Design <mark>4</mark>	Due Date:	œ / /2r	7	
D) In the original circuit all the telogs aren't 22 ns, Erexample						
we have a long delay when transitioning from: 0000-50100						
but when we defined this circuit using assign and its worst use delays						
(which was zins for 1 and o respectively.) all transition to 1 ands						
Shall have 22 ns del	Shall have 22 ns delay which shall result indifferent timing					
behaviors between	this code up	art C) and	the pier	itus cido i por	<i>f A)</i>	
be cause at the to 1	and to de	plays in po	rt A	aren't its was	5/	
Case Scenaria. To be	be cause at the to I and to a delays in part A dren't its worst (use Scenaria. To be able to find there transitions, I instantiated					
the Circuit of Part F	t and o	11 11 6.10	0 11	1 .		
0:0 1 1 ->	with the	nelp of th	is mup	T 9: 1		
	Inpot logic change and					
0 0 0 -	rancition	Delayin A	Delay in C	Differenceini	3-haviar	
	000 ← → 1000	13	22		1-0	
00	00 00 00 00	10	22			
01	ol ←→1101	16	22			
	0100	13	22	/		
	1100 (22	22	×		
	01 (16	22			
	1001 (→)	13	22	/		
	11 () (00)	19	22	/		
	1100	19	22	/		
	1116	12	22	X		
	1114-70110	72	22	X		
	0/00 0000	22	22	X		
	110 (>1100	19	22	×		
11	10 (>01/0	19	22			
			22			

Soroush Mesforush Mashhad Student Number: 810198472	Digital Logic Design	Due Date: 0 / 1 / 2 8
So in the end the	transitions with dis	ferent timing behaviors
are: 0000 () 1000	1011←→ 10	
0000 (101000	000
0000 <-> 0100	1110000	00
010/00		
1000 (> 001)		
000/		
\\\\ ← → \\ o		
2. It is exactly to	he same as quest	ion 3, which I have
answered.		