

## University of Tehran College of Engineering School of Electrical and Computer Engineering



# Digital Systems 1

Dr.Navabi

# Computer Assignment 3

Soroush Mesforush Mashhad SN:810198472

Ordibehesht 00

# Abstract

In this assignment we start by creating a 1-bit full adder then we extend our definition to a n-bit full adder, then we combine these adders in six layers to create a 127-bit ones adder then we implement the adder with the always statement and lastly compare the optimization of our design to the designs given by yosys.

# 1 Project generated files

A full view of the generated and used SystemVerilog files in my project can be seen below:




Figure 1: Generated and Compiled .sv & .v files

# 2 Questions

## 2.1 Q1

### 2.1.1 Hand-Simulation




Figure 2: Hand Simulation

Based on the delays of computer assignment 1 we expect to get a 34ns delay to 1 and a 38 ns delay to 0(these are for the S output of course) for brevity we consider that the Co output comes out during these times which is not a wrongful assumption.

#### 2.1.2 Verilog Code & Testbench

```
timescale lns/lns
                                                                    module FAQITB();
                                                                         logic aa=0;
                                                                         logic bb=0;
                                                                         logic ci=0;
                                                                        wire ss,ccout;
FAQ1 UUT(aa,bb,ci,ss,ccout);
                                                                         initial begin
                                                                         #80 ci=1;
                                                               10
                                                                         #80 ci=0;
                                                                         #80 bb=1;
                                                                         #80 ci=1;
     `timescale lns/lns
                                                                         #80 ci=0;
                                                               14
15
16
    module FAQ1 (input a,b,CIN,output SUM,COUT);
                                                                         #80 bb=0;
                                                                         #80 aa=1;
#80 ci=1;
3
          wire x, y, z;
                                                                         #80 ci=0;
4
          nand #(10,8) (y,a,b);
                                                               18
                                                                         #80 bb=1;
5
          xor #(17,19) (x,a,b);
                                                                         #80 ci=1;
                                                                         #80 bb=0;
6
          nand #(10,8) (z,x,CIN);
                                                               21
                                                                         #80 ci=0;
          nand # (10,8) (COUT, y, z);
                                                               22
                                                                         #80 bb=1;
                                                                         #80 ci=1;
#80 $stop;
                                                               23
8
          xor # (17,19) (SUM, x, CIN);
                                                               24
                                                               25
                                                                         end
9
       endmodule
                                                                       endmodule
```

Figure 3: Verilog Code & Testbench

#### 2.1.3 Waveform




Figure 4: 1-bit FA Waveform

# 2.2 Q2 & Q3

## 2.2.1 Hand-Simulation




Figure 5: Hand Simulation

As we are using n full adders to make a n-bit full adder we shall multiply the delay of the previous adders by n accordingly to meet our demands.

### 2.2.2 Verilog Code & Testbench

```
'timescale lns/lns
                                                                          module FAnbitTBQ3();
                                                                      3
                                                                              logic [3:0] aa=4'b1100;
                                                                      4
                                                                              logic [3:0] bb=4'b1001;
                                                                      5
                                                                              logic ci=0;
                                                                      6
                                                                              wire[3:0] ss;
       'timescale lns/lns
                                                                      7
                                                                              wire ccout;
    module FAnbitQ2 #(parameter n = 4) ( a,b,CIN,SUM,COUT);
                                                                              FAnbitQ2 #4 UUT(aa,bb,ci,ss,ccout);
                                                                      8
3
        input [n-1:0]a,b;
                                                                      9
                                                                              initial begin
4
        input CIN;
                                                                     10
                                                                              repeat (12) #250
5
        output[n-1:0] SUM;
                                                                     11
                                                                                    {aa,bb}=$random();
6
        output COUT;
                                                                     12
                                                                              #250 $stop;
        assign #(n*38) {COUT,SUM}=a+b+CIN;
7
                                                                     13
                                                                             end
     endmodule
                                                                     14
                                                                            endmodule
```

Figure 6: Verilog Code & Testbench

#### 2.2.3 Waveform




Figure 7: 4-bit FA Waveform

# $2.3\quad \mathbf{Q4}\ \&\ \mathbf{Q5}$

## 2.3.1 Hand-Simulation




Figure 8: Hand Simulation

The concept of this part is to have a tree implementation consisted of 6 layers, to do this we withdraw some wires to give to the carry inputs of the adders, because we are adding it is not important which wire goes to which carry, hence we complete our design.

#### 2.3.2 Verilog Code & Testbench

```
module OnescounterQ4 #(parameter n = 6) (input [2 ** (n + 1) - 2:0]a,output [n:0]OUT);
         wire [3*(2**(n-2))-1:0]V2;
                                                                                                                                       'timescale lns/lns
         wire[2**(n-1)-1:0]V3;
          wire [19:0]V4;
                                                                                                                                   module OnescounterTBQ5;
          wire[11:0]V5;
          wire[6:0]V6;
                                                                                                                                                logic [126 : 0] aa;
9
10 日
11 日
12
13 -
14 日
15
          genvar i;
         generate
                                                                                                                                                wire [6:0] ww;
          for (i=0; i<=2** (n-1)-1; i=i+1) begin: Veneerl
             FAnbitQ2 #(1) FA(.a(a[3*i]),.b(a[3*i+1]),.CIN(a[3*i+2]),.SUM(V1[2*i]),.COUT(V1[2*i+1]));
                                                                                                                                                OnescounterQ4 #6 UUT (aa, ww);
           for (i=0; i<=2** (n-2)-1; i=i+1) begin: Veneer2
                                                                                                                                                initial begin
             FAnbitQ2 #(2) FA(.a(V1[4*i+1:4*i]),.b(V1[4*i+3:4*i+2]),.CIN(a[i+96]),.SUM(V2[3*i+1:3*i]),.COUT(V2[3*i+2]));
                                                                                                                                                          repeat (12) #1000 aa=$random();
                                                                                                                                                          #1000;
             FAnbitQ2 #(3) FA(.a(V2[6*i+2:6*i]),.b(V2[6*i+5:6*i+3]),.CIN(a[i+112]),.SUM(V3[4*i+2:4*i]),.COUT(V3[4*i+3]));
                                                                                                                                                          #1000 aa = 127'b1;
 21
22
23
             FAnbitQ2 #(4) FA(.a(V3[8*i+3:8*i]),.b(V3[8*i+7:8*i+4]),.CIN(a[i+120]),.SUM(V4[5*i+3:5*i]),.COUT(V4[5*i+4]));
                                                                                                                                                          repeat (254) #1000 aa=[~aa[0],aa[126:1]];
           for (i=0; i<=2** (n-5)-1; i=i+1) begin: Veneer5
                                                                                                                                                          #1000 $stop;
             FAnbitQ2 #(5) FA(.a(V4[10*i+4:10*i]),.b(V4[10*i+9:10*i+5]),.CIN(a[i+124]),.SUM(V5[6*i+4:6*i]),.COUT(V5[6*i+5]));
           FAnbitQ2 #(6) FA(.a(V5[5:0]),.b(V5[11:6]),.CIN(a[126]),.SUM(V6[5:0]),.COUT(V6[6]));
                                                                                                                              13
                                                                                                                                      endmodule
          endgenerate
         assign OUT=V6;
       endmodule
```

Figure 9: Verilog Code & Testbench

#### 2.3.3 Waveform




Figure 10: Ones counter Waveform

## 2.4 Q6

In this part similiar to C-Programming we add the bits of the number one by one and since we have annotated the delays previously we get the following result.

#### 2.4.1 Verilog Code & Testbench

```
'timescale lns/lns
                                                                                                                 E module OnescounterAlTBQ6;
                                                                                                                           logic [126 : 0] aa;
                                                                                                                           wire [6:0] ww;
                                                                                                                           OnescounterAlQ6 #6 UUT (aa, ww);
                                                                                                                           initial begin
1 'timescale lns/lns
2 | module OnescounterAlQ6 # (parameter n = 6) (input [0 : 2 ** (n + 1) - 2] in,output [n : 0] out);
                                                                                                                                   repeat (12) #1000 aa=$random();
              integer k=0;
                                                                                                                                   1000;
              integer Dummy=0;
5
              always@(in) begin
                                                                                                             9
                                                                                                                                   1000 aa = 127'bl;
6
                   Dummy=0;
                                                                                                            10
                                                                                                                                   repeat (254) #1000 aa=[~aa[0],aa[126:1]];
                   for (k=0; k<=126; k=k+1) begin
                        Dummy=Dummy+in[k];
                                                                                                                                   #1000 $stop;
                                                                                                            12
10
                                                                                                                           end
11
              assign #798 out=Dummy;
```

Figure 11: Verilog Code & Testbench

#### 2.4.2 Waveform



Figure 12: Ones counter Waveform

## 2.5 Q7

Here we use yosys to synthesize the codes of part 4 and 6 the results are as follows:



Figure 13: Synthesis of art 4

```
Onescounte
  $paramod\FAnbitQ2\n=1
   $paramod\FAnbitQ2\n=2
   $paramod\FAnbitQ2\n=3
   $paramod\FAnbitQ2\n=
   $paramod\FAnbitQ2\n=5
   $paramod\FAnbitQ2\n=6
                                                     4.6.2. Re-integrating ABC results.
Number of wires:
                                            692
             wire bits:
public wires:
                                           1172
323
Number of
                                                                      NAND cells:
                                                      ABC RESULTS:
                                                                                  18
Number of
             public wire bits:
Number of
                                            803
                                                                       NOR cells:
Number of
                                               000
                                                      ABC RESULTS:
                                                                                  39
             memories:
             memory bits:
Number of
Number of
                                                                       NOT cells:
             processes:
                                                                                  19
                                                      ABC RESULTS:
             cells:
Number of
$ AND
                                            552
50
                                                                  internal signals:
                                                      ABC RESULTS:
                                                                                  25
     AOI3
                                              46
     NAND
                                              85
                                                                    input signals:
                                                      ABC RESULTS:
                                                                                  13
     NOR
     NOT
                                                      ABC RESULTS:
                                                                    output signals:
     OAI3
                                              80
     OR
     XNOR
                                                     Removing temp directory.
                                             128
```

Figure 14: Synthesis of art 6

Due to the concept which is repeatedly mentioned in class which I quote "There is no free lunch" because we have designed the counter of problem 4 with more difficulty and precission, hence when we synthesize it with yosys it shall use less gates to give us a fully functional circuit.