

4. $f(a,b,c,d) = \sum_m (7,3,4,6,8,9,11,12,13) d(7,15)$

SOP minimization:

cd \ ab	00	01	11	10
00	0	1	1	1
01	0	0	1	1
11	1	1	1	1
10	1	1	0	0

$$f = a\bar{c} + \bar{a}c + \bar{a}b\bar{d} + cd$$

or

$$f = a\bar{c} + \bar{a}c + \bar{a}b\bar{d} + ad$$

or

$$f = a\bar{c} + \bar{a}c + b\bar{c}\bar{d} + cd$$

or

$$f = a\bar{c} + \bar{a}c + b\bar{c}\bar{d} + ad$$

5. $f(a,b,c,d) = \sum_m (2,3,4,6,8,9,11,12,13) d(7,15)$

Pos minimization:

cd \ ab	00	01	11	10
00	1	1	1	1
01	1	0	1	1
11	1	1	1	1
10	1	1	0	0

$$f = (a+b+c) \cdot (\bar{a}+\bar{c}+d) \cdot (a+c+\bar{d})$$

6. To use the Quine McCluskey Method I draw the following table:

	0 cubes	1 cubes	2 cubes	3 cubes
0011	0100 ✓	01x0	0x1x	
0010	0010 ✓	x100	0x1x	
0100	1000 ✓	001x ✓	1x0x	
0110	0011 ✓	0x10 ✓	1x0x	
1100	0110 ✓	100x ✓		
1101	1100 ✓	1x00 ✓	x x 11	
1000	1001 ✓	x 0 11 ✓	x x 11	
1001	1011 ✓	0 x 11 ✓	1 x x 1	
1011	0111 ✓	0 1 1 x ✓		
0111		1 x 0 1 ✓		
1111	1111 ✓	1 0 x 1 ✓		
		1 x 1 1 ✓		
		x 1 1 1 ✓		

N/A

Hwy

Now we draw the following block

Cell		0011	0010	0100	0110	1100	1101	1000	1001	1011
<div style="display: inline-block; vertical-align: middle;"> <div style="display: inline-block; transform: rotate(-90deg);">EPI</div> <div style="display: inline-block; transform: rotate(-90deg);">EPI</div> </div>	01X0			✓	✓					
	X100			✓		✓				
	0X1X	✓	✓		✓					
	1X0X					✓	✓	✓	✓	
	X111	✓								✓
	1X11						✓		✓	✓
	f	✓	✓	△	✓	✓	✓	✓	✓	○

we must choose the two EPIs some always here: 0X1X and 1X0X, now we must fill the cells indicated with △ and ○, for each we have two choices, from Combinatorial analysis we deduce that we have 4 different ways to represent this function which are as follows:

$$f = a\bar{c} + \bar{a}c + \bar{a}b\bar{d} + cd$$

$$f = \overline{a\bar{c}} + \overline{\bar{a}c} + \bar{a}b\bar{d} + cd$$

$$f = a\bar{c} + \bar{a}c + b\bar{c}\bar{d} + cd$$

$$f = a\bar{c} + \bar{a}c + b\bar{c}\bar{d} + cd$$

7- $f(a,b,c,d) = \prod_m(2,3,4,6,8,9,11,12,13) d(7,15)$

Pos minimizations:

cd \ ab	00	01	11	10
00	1	0	0	0
01	1	1	0	0
11	0	1	1	0
10	0	0	1	1

$$f = (\bar{a}+c) \cdot (a+\bar{c}) \cdot (a+\bar{b}+d) \cdot (\bar{c}+\bar{d})$$

or

$$f = (\bar{a}+c) \cdot (a+\bar{c}) \cdot (a+\bar{b}+d) \cdot (\bar{a}+\bar{d})$$

or

$$f = (\bar{a}+c) \cdot (a+\bar{c}) \cdot (\bar{b}+c+d) \cdot (\bar{c}+\bar{d})$$

or

$$f = (\bar{a}+c) \cdot (a+\bar{c}) \cdot (\bar{b}+c+d) \cdot (\bar{a}+\bar{d})$$

8- $f(a,b,c,d) = \prod_m(2,3,4,6,8,9,11,12,13) d(7,15)$

SOP minimizations:

cd \ ab	00	01	11	10
00	0	0	0	0
01	0	0	0	0
11	0	0	0	0
10	0	0	0	0


$$f = \bar{a}\bar{b}\bar{c} + acd + \bar{a}\bar{c}d$$

3. A) First of all, I shall minimize the function using a 4 variable

K-map: $f = \sum_m(2,3,4,6,8,9,12,13)$


cd \ ab	00	01	11	10
00	0	1	1	1
01	0	0	1	1
11	1	0	0	0
10	1	1	0	0

implementation (not, and, or)



$$f = ac + \bar{a}\bar{b}c + \bar{a}\bar{b}\bar{d}$$

Now to implement it with only NOT and SYNANDS we have:



To find the potential Hazards we take a look at the K-map

cd \ ab	00	01	11	10
00	0	1	1	1
01	0	0	1	1
11	1	0	0	0
10	1	1	0	0


Potential hazards: (Static 1 hazards)

a) 0010 \longleftrightarrow 0110


b) 1100 \longleftrightarrow 0100

B) Now we show the logical hazards:

a) 0010 \longleftrightarrow 0110, occurs when b changes path 1 length: 8+8=16ns
 Path 2 length: 22ns
 with a 6ns duration



b) 1100 \longleftrightarrow 0100, occurs when a changes path 1 length: 5+8=13ns
 Path 2 length: 6+8+8=22ns
 with a 9ns duration



C) The delay of our output gate is 8ns So we compare it with a and b

a) $6 < 8 \rightarrow$ logical not electrical

b) $9 > 8$ logical and electrical


D) As previously discussed we had two potential hazards:
 a) $0010 \longleftrightarrow 0110$
 b) $1100 \longleftrightarrow 0100$
 where b was already an electrical hazard. Now by driving two more gates we increase the delay hence $b(1100 \longleftrightarrow 0100)$ shall also become only a logical hazard.

1- A) First I shall minimize and design the circuit with solid gates.

ab \ cd	00	01	11	10
00	0	1	1	1
01	0	0	1	1
11	1	0	0	0
10	1	1	0	0

$$f = a\bar{c} + \bar{a}\bar{b}c + \bar{a}bd$$

circuit implementation:



System Verilog:

~ timeScale 1ns/1ns

```


module Q1PTV(input a, b, c, d, output f);
  wire abar, bbar, cbar, dbar, x, y, z;
  not #6 (abar, a);
  not #6 (bbar, b);
  not #6 (cbar, c);
  not #6 (dbar, d);
  nand #5 (x, a, cbar);
  nand #8 (y, abar, bbar, c);
  nand #8 (z, abar, b, dbar);
  nand #8 (f, x, y, z);

```


endmodule

B) If we observe the circuit closely we see that the worst paths to the output consist of a not gate and two, three input NANDs, which shall give us $6+8+8=22\text{ns}$ delay. Now consider the following transitions:

$0100 \rightarrow 0101$: This is a 1 to 0 transition, and we pass the above gates so we shall have 22ns delay (worst case to 0)



$0111 \rightarrow 0110$: This is a 0 to 1 transition, which also passes the discussed gates, hence we shall have a 22ns delay. (worst case to 1)



C) System Verilog using assign:

~ timeScale 1ns/1ns

module Q1ASSIGN (input a,b,c,d, output f);

assign # (22,22) f = a & ~c | ~a & ~b & c | ~a & b & ~d

endmodule

D) In the original circuit all the delays aren't 22 ns, for example we have a long delay when transitioning from: 0000 \rightarrow 0100 but when we defined this circuit using assign and its worst case delays (which was 22ns for 1 and 0 respectively.) all transitions to 1 and 0 shall have 22ns delay which shall result indifferent timing behaviors between this code (part C) and the previous code (part A) because all the to 1 and to 0 delays in part A aren't its worst case scenarios. To be able to find these transitions, I instantiated the circuit of part A and C with the help of Modelsim.

ab	00	01	11	10
00	0	1	1	1
01	0	0	1	1
11	1	0	0	0
10	1	1	0	0

\rightarrow with the help of this map, I find all the transitions with 1 input logic change, and so we have:

transition	Delay in A	Delay in C	Difference in Behaviour
0000 \leftarrow 1000	13	22	✓
0000 \leftarrow 0010	16	22	✓
0000 \leftarrow 0100	16	22	✓
0101 \leftarrow 1101	13	22	✓
0101 \leftarrow 0100	22	22	✓
0001 \leftarrow 0011	16	22	×
0001 \leftarrow 1001	13	22	✓
1111 \leftarrow 1101	19	22	✓
1011 \leftarrow 1001	19	22	✓
1011 \leftarrow 0011	22	22	✓
0111 \leftarrow 0011	22	22	×
0111 \leftarrow 0110	22	22	×
1010 \leftarrow 0010	22	22	×
1010 \leftarrow 1000	22	22	×
1110 \leftarrow 1100	19	22	✓
1110 \leftarrow 0110	19	22	✓
1110 \leftarrow 1101	22	22	×

Soroush Mesforush Mashhad
Student Number: 810198472

Digital Logic Design
Hw 4

Due Date: 01 / 1 / 20
8/8

So in the end the transitions with different timing behaviors

are:

0000	↔	1000
0000	↔	0010
0000	↔	0100
0101	↔	1101
0001	↔	0011
0001	↔	1001
1111	↔	1101

1011	↔	1001
1010	↔	1000
1110	↔	1100

2. It is exactly the same as question 3, which I have answered.