EE-518 Digital IC LAB

[Experiment 8:]

Design and implement GCD (Greatest Common Divisor) computation for two given numbers. Draw finite state machine and data path. Write the Verilog code and include output waveforms.]



Submitted by, Pushpendra Gurjar Roll No. - 234102414

MTech.-VLSI & Nanoelelectronics, EEE [2023-2025]

Contents

1	AIM	2								
2	2 Objective									
3	Theory 3.1 Greatest Common divisor (GCD)	2 2								
4	Verilog Code									
	4.1 Code	3								
	4.2 Test Bench	4								
	4.3 RTL schemetic	4								
	4.4 Functionality	5								
	4.5 LUTs,Flip-Flops,Power,Delays Observations	5								
5	Observation	6								
6	6 Results									

1 AIM

Design and implement GCD (Greatest Common Divisor) computation for two given numbers. Draw finite state machine and data path. Write the Verilog code and include output waveforms.

2 Objective

- a) Design a GCD (Greatest Common Divisor) computation for two 8-bit numbers (x,y) and verify its functionality Xilinx Vivado.
- b) Perform synthesis of the design and evaluate LUT's, FFs, Power and Delay of the GCD.

3 Theory

3.1 Greatest Common divisor (GCD)

The GCD (Greatest Common Divisor) of two numbers is the largest positive integer that divides both numbers without leaving a remainder. There are many ways to find the GCD of two numbers, including the Subtraction Method. The Subtraction Method is a simple and iterative algorithm for finding the GCD of two numbers. The basic idea is to subtract the smaller number from the larger number until both numbers become equal. The resulting number is the GCD of the original two numbers. Here is the step-by-step process for finding the GCD of two numbers using the Subtraction Method:

Take two numbers "a" and "b", where "a" is greater than or equal to "b". Subtract "b" from "a". If the result is greater than or equal to "b", replace "a" with the result and go back to step 2. Otherwise, let "a" be the smaller number and let "b" be the difference. The resulting number is the GCD of the original two numbers.

For example, let's find the GCD of 42 and 28 using the Subtraction Method:

a = 42 and b = 28

Subtract "b" from "a": 42 - 28 = 14. Since 14 is less than 28, let "a = 28" and "b = 14".

Subtract "b" from "a": 28 - 14 = 14. Since both numbers are equal, stop. The GCD of 42 and 28 is 14.

The Subtraction Method is a simple and easy-to-understand algorithm for finding the GCD of two numbers. However, it can be inefficient for large numbers or when the numbers are relatively prime (have no common factors). Other algorithms, such as the Euclidean Algorithm, are more efficient for these cases.

4 Verilog Code


4.1 Code

```
timescale lns / lps
      module gcd_n(
     input wire [7:0]x,
     input wire [7:0]y,
      input clk,
      output reg [7:0]gcd_out);
     reg [7:0]v;
     reg [7:0]u;
11
12
13
14
15
16
17
18
19
20
21
     reg [1:0]s=0;
                                                                                         if(u>v)
                                                                                         begin
      always@(posedge clk)
                                                                                           u=u-v;
     begin
                                                                                           s=2'b01:
          case(s)
                                                                                           end
          2'b00: begin
                                                                                         else
                         u=x;
                                                                                         begin
                          v=y;
                          s=2'b01;
                                                      43
44
                                                                                           s=2'b01;
                   end
                                                                                         end
22
23
24
25
26
27
28
29
30
31
32
33
34
35
           2'b01:begin
                                                      46
47
                                                                                          s=2'b11;
                   if(u==0||v==0)
                                                                         end
                   begin
                                                                         end
                              if (u==0)
                                                      49
50
51
                                                                     2'b11:
                              gcd_out=v;
else if(v==0)
                                                                     begin
                                                                     gcd_out=u;
                                gcd_out=u;
                                                      52
53
                                                                      s=2'b00;
                                s=2'b00;
                                                                     end
                   else
                                                      55
56
                                                           end
                   begin
                                                           endmodule
                           if(u!=v)
                                    if(u>v)
```

4.2 Test Bench



4.3 RTL schemetic



4.4 Functionality




Figure 1: Output Waveform

4.5 LUTs, Flip-Flops, Power, Delays Observations



Figure 2: Number of LUT's




Figure 3: Power

Delay type				Netlist Resource(s)
 (clock sys_clk_pin rise				
	0.000	r		
	0.000	0.000	r	clk (IN)
net (fo=0)	0.000	0.000		clk
<pre>IBUF (Prop_ibuf_I_0)</pre>	0.152	0.152	r	clk_IBUF_inst/0
net (fo=1, unplaced)	0.337	0.489		clk_IBUF
BUFG (Prop_bufg_I_0)	0.026	0.515	r	clk_IBUF_BUFG_inst/
net (fo=26, unplaced)	0.114	0.629		clk_IBUF_BUFG
FDRE				s_reg[1]/C
 FDRE (Prop_fdre_C_Q)	0.141			s_reg[1]/Q
net (fo=7, unplaced)	0.213	0.983		s[1]
LUT3 (Prop_lut3_I2_0)	0.099	1.082	r	s[0]_i_1/0
net (fo=1, unplaced)	0.000	1.082		s[0]_i_l_n_0
FDRE			r	s reg[0]/D
(-11				
(clock sys_clk_pin rise				
(clock sys_clk_pin rise	0.000	0.000		
	0.000	0.000	r	clk (IN)
net (fo=0)	0.000 0.000 0.000	0.000	r	clk
net (fo=0) IBUF (Prop_ibuf_I_0)	0.000 0.000 0.000 0.340	0.000 0.000 0.340	r	clk clk_IBUF_inst/0
net (fo=0) IBUF (Prop_ibuf_I_0) net (fo=1, unplaced)	0.000 0.000 0.000 0.340 0.355	0.000 0.000 0.340 0.695	r	clk clk_IBUF_inst/O clk_IBUF
net (fo=0) IBUF (Prop_ibuf_I_0) net (fo=1, unplaced) BUFG (Prop_bufg_I_0)	0.000 0.000 0.000 0.340 0.355 0.029	0.000 0.000 0.340 0.695 0.724	r	clk clk_IBUF_inst/O clk_IBUF clk_IBUF_BUFG_inst/
net (fo=0) IBUF (Prop_ibuf_I_O) net (fo=1, unplaced) BUFG (Prop_bufg_I_O) net (fo=26, unplaced)	0.000 0.000 0.000 0.340 0.355 0.029	0.000 0.000 0.340 0.695 0.724	r	clk clk_IBUF_inst/O clk_IBUF clk_IBUF_BUFG_inst/ clk_IBUF_BUFG
net (fo=0) IBUF (Prop_ibuf_I_O) net (fo=1, unplaced) BUFG (Prop_bufg_I_O) net (fo=26, unplaced) FDRE	0.000 0.000 0.000 0.340 0.355 0.029	0.000 0.000 0.340 0.695 0.724 0.983	r	clk clk_IBUF_inst/O clk_IBUF clk_IBUF_BUFG_inst/
net (fo=0) IBUF (Prop_ibuf_I_O) net (fo=1, unplaced) BUFG (Prop_bufg_I_O) net (fo=26, unplaced) FDRE clock pessimism	0.000 0.000 0.000 0.340 0.355 0.029 0.259	0.000 0.000 0.340 0.695 0.724 0.983	r	clk clk_IBUF_inst/O clk_IBUF clk_IBUF_BUFG_inst/ clk_IBUF_BUFG s_reg[0]/C
 net (fo=0) IBUF (Prop_ibuf_I_O) net (fo=1, unplaced) BUFG (Prop_bufg_I_O) net (fo=26, unplaced) FDRE	0.000 0.000 0.000 0.340 0.355 0.029 0.259	0.000 0.000 0.340 0.695 0.724 0.983	r	clk clk_IBUF_inst/O clk_IBUF clk_IBUF_BUFG_inst/ clk_IBUF_BUFG s_reg[0]/C
 net (fo=0) IBUF (Prop_ibuf_I_O) net (fo=1, unplaced) BUFG (Prop_buf_I_O) net (fo=26, unplaced) FDRE clock pessimism FDRE (Hold_fdre_C_D) required time	0.000 0.000 0.000 0.340 0.355 0.029 0.259	0.000 0.000 0.340 0.695 0.724 0.983	r	clk clk_IBUF_inst/O clk_IBUF clk_IBUF_BUFG_inst/ clk_IBUF_BUFG s_reg[0]/C
 net (fo=0) IBUF (Prop_ibuf_I_0) net (fo=1, unplaced) BUFG (Prop_bufg_I_0) net (fo=26, unplaced) FDRE clock pessimism FDRE (Hold_fdre_C_D)	0.000 0.000 0.000 0.340 0.355 0.029 0.259	0.000 0.000 0.340 0.695 0.724 0.983 0.774 0.865	r	clk clk_IBUF_inst/O clk_IBUF clk_IBUF_BUFG_inst/ clk_IBUF_BUFG s_reg[0]/C

Figure 4: Delay

5 Observation

Circuit parameters of GCD

Circuit	LUT's	flip flops	Delay(ns)	power(W)
GCD	49	26	1.082	1.075

6 Results

I Sucesfully Calculated the no:of LUT's, flip flops , delay and power required for a GCD (Greatest Common Divisor) computation for two numbers which are noted above in table.