

# **Design of 8 x 8 Dadda & Wallace Multiplier (Self Project)**

**Done by:**

**Souhardya Mondal ,213070092,Department of  
EE, IIT Bombay**

# Dadda Multiplier

**Dadda multipliers use 3 stages:**

1. Generate all bits of the partial products in parallel.
2. Collect all partial products bits with the same place value in bunches of wires and reduce these in several layers of adders till each weight has no more than two wires.
3. For all bit positions which have two wires, take one wire at corresponding place values to form one number, and the other wire to form another number. Add these two numbers using a fast adder of appropriate size.


Dadda Multiplier tries to use as few adders and as small as possible (i.e prefers using HA instead of FA wherever possible). Also, it tries to reduce the number of columns as late as possible. These approaches are opposite to that of a Wallace multiplier. Dadda multipliers plan on reducing the final number of wires for any weight to 2 with as few and as small adders as possible.





We work back from the final adder to earlier layers till we find that we can manage all wires generated by the partial product generator. The final addition will have at most 2 bits in each column. So, the capacity for the last stage should be 2.

The capacity for layer  $i$  is integer of the  $3/2$  of the capacity of layer  $i-1$ . This implies that the capacity is 9,6,4,3,2 etc.

Say, We have a maximum of 8 bits in a column, then the capacity of this top layer=9. Thus, number of stages = 5 and reduction is done in 4 stages ,except the final stage where addition will be required .

**Demonstration of 8x8 multiplication:**






# Simulation Results of Dadda

Synthesis and simulation done in Quartus Prime

Not considering any delay here.



a → 1<sup>st</sup> 8 bit operand ( shown above in decimal format)

b → 2<sup>nd</sup> 8 bit operand (shown above in decimal format)

result → Obtained using Dadda's Algorithm.

Result1 → Obtained by Verilog Multiplication operation.

Can be observed that result= result1 , thus correct.

Source code shown at the end of report.

# Wallace Multiplier

Wallace multipliers act in three stages:

1. Generate all bits of the partial products in parallel.
2. Collect all partial products bits with the same place value in bunches of wires and reduce these in several layers of adders till each weight has no more than two wires.
3. For all bit positions which have two wires, take one wire at corresponding place values to form one number, and the other wire to form another number.

Add these two numbers using a fast adder of appropriate size.

## Wire Reduction Scheme for Wallace Multipliers


If any weight contains more than two wires, we use a reduction algorithm to reduce the number of wires. We divide the total number of rows to be added in groups of 3 rows. Any rows which are additional to these groups are passed on to the next stage as they are. Next we take groups of 3 rows one at a time. If there are 3 wires in any column of this group, we place a full adder. The sum output of this adder goes to the same column in the next stage. The carry output of the adder goes to the column with next higher weight. If a column has two wires, it is reduced with a half adder. Again the sum output goes to the same column in the next stage and the carry wire joins the column with higher weight. If a column has a single wire, it is passed through to the next stage.

This is repeated for all groups of 3 rows.

When all groups of three rows have been reduced this way, we count wires at all weights and continue this procedure till no weight has more than two wires.


At the end, many contiguous bits at the least significant end will have a single wire. These are carried through to the result. For bits which have two wires, one is allocated to one word and the other to another word, and these two words are added using a fast adder.

# Demonstration of 8x8 multiplication:



# Simulation Results of Wallace

Synthesis and simulation done in Quartus Prime.  
Not considering any delay here.



a → 1<sup>st</sup> 8 bit operand ( shown above in decimal format)

b → 2<sup>nd</sup> 8 bit operand (shown above in decimal format)

result → Obtained using Wallace's Algorithm.

Source code shown at the end of report.

# Comparison between the Delays of Dadda & Wallace:

## Wallace Multiplier testing with delays



## Dadda Multiplier testing with delays





## Analysis

<u>Input A</u>	<u>Input B</u>	<u>Time of inputs</u>	<u>Result of Wallace</u>	<u>Result of Dadda</u>	<u>Result Obtained for Wallace</u>	<u>Result Obtained for Dadda</u>
<u>16</u>	<u>66</u>	<u>500ps</u>	<u>1056</u>	<u>1056</u>	<u>720ps</u>	<u>690ps</u>
<u>18</u>	<u>66</u>	<u>1000ps</u>	<u>1188</u>	<u>1188</u>	<u>1140ps</u>	<u>1140ps</u>
<u>32</u>	<u>18</u>	<u>2000</u>	<u>576</u>	<u>576</u>	<u>2180ps</u>	<u>2160ps</u>
<u>18</u>	<u>114</u>	<u>2500</u>	<u>2052</u>	<u>2052</u>	<u>2680ps</u>	<u>2600ps</u>
<u>40</u>	<u>82</u>	<u>3000</u>	<u>3280</u>	<u>3280</u>	<u>3180ps</u>	<u>3100ps</u>

**Conclusion: Dadda is faster than Wallace**