

# Soumil Paranjpay

Cupertino, CA | +1 (619) 953-7058

[soumil07.com](http://soumil07.com) | [linkedin](https://www.linkedin.com/in/soumil-paranjpay/) | [soumil.paranjpay@gmail.com](mailto:soumil.paranjpay@gmail.com)

## Education

---

|   |                       |
|---|-----------------------|
| <b>University of California, San Diego</b>  | Sep. 2024 – Dec. 2025 |
| Master of Science in Electrical & Computer Engineering – CGPA: <b>3.78/4.00</b>                     |                       |
| <b>Vishwakarma Institute of Technology, Pune</b>  | Aug. 2020 – Jun. 2024 |
| B. Tech in Electronics & Telecommunication Engineering – CPI: <b>8.89/10.00</b> (Class Rank: 5/307) |                       |

## Work Experience

---

|  |                                       |
|--|---------------------------------------|
| <b>Apple – GPU Architecture Modelling Engineer</b>   | Cupertino, CA   Jan. 2026 – Present   |
| <ul style="list-style-type: none"><li>Functional and performance modelling of Apple GPUs</li></ul>   |                                       |
| <b>JPMorganChase – Software Engineering Intern</b>   | Mumbai, India   Jan. 2024 – Jun. 2024 |
| <ul style="list-style-type: none"><li>Spearheaded the development of an <b>automation tool</b> for .NET Framework to Core migration, achieving a <b>95% reduction in migration times</b> through advanced code analysis.</li><li>Collaborated with cross-functional teams to ensure seamless integration and adoption of the tool, significantly enhancing project efficiency.</li></ul> |                                       |

## Projects

---

|  |                       |
|--|-----------------------|
| <b>Out-of-Order RISC-V Processor (C++)</b>   | Jan. 2025 – Mar. 2025 |
| <ul style="list-style-type: none"><li>Architected and modelled a scalar Out-of-Order (OoO) processor incorporating <b>speculative execution</b> (GShare predictor), <b>dynamic instruction scheduling</b> via an instruction queue, and precise state management with <b>in-order retirement</b>.</li><li>Developed a configurable C++ <b>performance simulator</b> to quantify the CPI impact of varying microarchitectural parameters (e.g., instruction queue depth, predictor table size) across different SPEC-CPU workloads.</li></ul> |                       |
| <b>Reconfigurable Systolic Array AI Accelerator (Verilog, Python)</b>  | Sep. 2025 – Dec. 2025 |
| <ul style="list-style-type: none"><li>RTL Design, prototyping, and verification of a 16x16 systolic array AI accelerator, with reconfigurable SIMD and output-stationary modes for maximum flexibility.</li><li>Trained quantized <b>VGGNet</b> and validated modified convolution layer to 16x16 accelerator tile.</li><li>Mapped to Altera Cyclone FPGA and optimized for power and throughput with HW/SW codesign.</li></ul>  |                       |
| <b>Low-Power Dual Core Machine Learning Accelerator (Verilog)</b>  | Jan. 2025 – Mar. 2025 |
| <ul style="list-style-type: none"><li>Designed and optimized RTL for a 16x16 <b>systolic array</b> for attention calculation.</li><li>Implemented multi-VT place-and-route, <b>clock gating, power gating</b> to reduce power and improve PPA metrics by <b>45%</b>.</li><li>Optimized RTL for sparse vector multiplication and implemented dual-core communication using async <b>4-way handshake</b> protocol.</li></ul>   |                       |

## Skills

---

**Languages and Tools:** C, C++, Python, Verilog, SystemVerilog, TCL, Gem5, Verilator