```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.std_logic_UNSIGNED.ALL;
ENTITY ALU4 TB IS
END ALU4 TB;
ARCHITECTURE behavior OF ALU4 TB IS
    -- Component Declaration for the Unit
Under Test (UUT)
    COMPONENT ALU4
    PORT(
         A: IN std logic vector(3
downto 0);
         B: IN std logic vector(3
downto 0);
         F : IN std logic vector(2
downto 0);
         Y: OUT std logic vector(3
downto 0);
         CARRY SIGN: OUT std logic
        );
    END COMPONENT;
```

```
--Inputs
   signal A : std_logic_vector(3 downto
0) := "0101";
   signal B : std_logic_vector(3 downto
0) := "1110";
   signal F : std_logic_vector(2 downto
0) := (others => '1');
        --Outputs
   signal Y : std_logic_vector(3 downto
0);
   signal CARRY SIGN : std logic;
   -- No clocks detected in port list.
Replace <clock> below with
   -- appropriate port name
BEGIN
        -- Instantiate the Unit Under
Test (UUT)
   uut: ALU4 PORT MAP (
          A \Rightarrow A
          B \Rightarrow B,
```