

* Assignments : B.1.b (Using 90nm Foundry)

I B.1.b :-

- 2 i/p NAND
- 2 i/p NOR

II B.1.c :-


- 2 i/p AND
- 2 i/p OR

* 2 i/p NAND , 2 i/p NOR Gates:-

2 i/p NAND

2 i/p NOR

Symbols:



Expression:


$$Y_{nand} = \overline{A \cdot B}$$

(P1//P2), (N1-N2)

$$Y_{nor} = \overline{A + B}$$

(P1-P2), (N1//N2)

MOSFET Level Schematic



$$f_A = \frac{1}{2} \cdot f_B$$

$$f_A = \frac{1}{2} f_B$$

A	B	Y_{nand}
0	0	1
0	1	1


A	B	Y_{nor}
0	0	1
0	1	0

0	0	1
0	1	1
1	0	1
1	1	0

0	0	1
0	1	0
1	0	0
1	1	0

⊛ MOSFET-Level Schematics for 2 up AND, 2 up OR Gate :-

⊛ 2 up AND Gate :-



⊛ 2 up OR Gate :-

