


Sub programs \rightarrow It defines sequential algorithm that performs certain computation. It consist of procedures and functions.

PACKAGE



Frequently used pieces of VHDL code are usually written in the form of Components, procedures & functions. Such a codes are placed inside package & compiled into destination library. This allows code partitioning, code sharing, and code reuse.

SYNTAX

```
PACKAGE package-name IS
    (declarations)
END package-name;
```

```
[PACKAGE BODY package-name IS
    (Function & procedure descriptions)
END package-name;]
```

Example :-

```
LIBRARY ieee;  
USE ieee.std_logic-1164.all;  
  
PACKAGE my-package IS  
  TYPE state IS (St1, St2, St3, St4);  
  TYPE Colour IS (red, green, blue);  
  CONSTANT vec : std_logic_vector (7 downto 0)  
    := "1111111";  
  
END my-package;
```

FUNCTION \Rightarrow

A function is section of sequential code. It is used for data type conversions, logical operations, arithmetic computations & attributes.

SYNTAX :-

FUNCTION function-name < parameter list >

RETURN data-type IS

[declarations]

BEGIN

(sequential statements)

END function-name;

parameter list specifies the functions input parameters.

< parameter list > = [CONSTANT] const-name : const-type

< parameter list > = [SIGNAL] signal-name : signal-type

variables are not allowed


```

FUNCTION f1 (a, b : INTEGER;
             c : std-logic)
RETURN BOOLEAN IS
BEGIN
    (sequential statements)
END f1;

```

FUNCTION CALL \Rightarrow

Examples

$X \leftarrow \text{conv-integer}(a) \rightarrow$ converts a to integer

$Y \leftarrow \text{maximum}(a, b) \rightarrow$ returns largest of a & b

IF $X > \text{maximum}(a, b) \rightarrow$ Compares X to the largest of a, b .

- Function `positive-edge(c)`

function body {

```

FUNCTION positive-edge (SIGNAL CLK : std-logic)
RETURN BOOLEAN IS
BEGIN
    RETURN (CLK'event AND CLK = '1');
END positive-edge;

```

function call {

```

.....
IF positive-edge(CLK) Then ....

```

The function above detects a positive (rising) clock edge. It is similar to
IF (CLK'event and CLK = '1') statement.

FUNCTION LOCATION

Function Located in main code

```
Library ieee;  
use ieee.std-logic-1164.all;
```

```
Entity dff is  
  Port ( d, clk, rst : IN std-logic;  
         q : OUT std-logic);  
End dff;
```

Architecture dff OF dff is

```
Function positive-edge (Signal s: std-logic)  
  Return Boolean IS  
  Begin  
    Return s'event and s = '1';  
  end positive-edge;
```

```
Begin  
  process (clk, rst)  
  Begin  
    If (rst = '1') then q <= '0';  
  elsif positive-edge (clk) then  
    q <= d;  
  end if;  
  end process;  
end dff;
```



```

----- Package -----
Library ieee;
Use ieee.std-logic-1164.all;

```

```

PACKAGE my-package IS
    FUNCTION positive-edge (SIGNAL S: std-logic)
    RETURN BOOLEAN;
END my-package;

```

```

PACKAGE BODY my-package IS
    FUNCTION positive-edge (SIGNAL S: std-logic)
    RETURN BOOLEAN IS
    BEGIN
        RETURN S'event and S = '1';
    END positive-edge;
END my-package;

```

```

----- Main Code -----
Library ieee;
USE ieee.std-logic-1164.all;
USE work.my-package.all;

```

```

Entity dff IS
    PORT (d, clk, rst : IN std-logic;
          q : OUT std-logic);
End dff;

```


```

Architecture my-arch of dff IS
    Begin
        Process (clk, rst)
        Begin
            If (rst = '1') then
                q <= '0';
            End If;
        End Process;
    End Begin;
End my-arch;

```

elsif positive-edge (clk) Then

```
q <= d;  
end if;  
end process;  
end my_arch;
```



PROCEDURE

Procedure can return more than one value.

Procedure Body

```
PROCEDURE procedure-name <parameter list  
IS  
[declarations]  
BEGIN  
  (Sequential statements)  
End procedure-name;
```

parameter list specifies input and outputs
they may be Constant, signal, variable

procedure can have any number of
IN, OUT, or INOUT parameters

Procedure Call: \Rightarrow

Contrary to a function, which is called as part of an expression, a PROCEDURE call is a statement on its own. It can appear by itself or associated in a statement (either concurrent


```
Library ieee;  
Use ieee.std-logic-1164.all;
```

Entity min_max is

```
Generic (limit : Integer := 255);
```

```
Port (ena : In Bit;
```

```
      in1, in2 : In Integer Range  
                  0 to limit;
```

```
      min-out, max-out : Out Integer Range  
                          0 to limit);
```

```
end min_max;
```

Architecture my_arch of min_max is

```
Procedure Sort (Signal in1, in2 : In Integer  
                range 0 to limit;  
                signal min, max : Out Integer  
                range 0 to limit) is
```

```
Begin
```

```
  If (in1 > in2) then  
    max <= in1;  
    min <= in2;
```

```
  else
```

```
    max <= in2;  
    min <= in1;
```

```
  end if;
```

```
end Sort;
```

```
Begin
```

```
  process (ena)
```

```
  Begin
```

```
    If (ena = '1') then sort (in1, in2, min-out,  
                              max-out);
```

```
    end if;
```

```
  end process;
```

```
end my_arch.
```

Type op-code is (Add, sub, mul, div);

....

procedure ALU (A, B : in integer;
op : in op code;
Z : out integer) is

begin

case op is

when Add $\Rightarrow Z := A + B;$

when Sub $\Rightarrow Z := A - B;$

when mul $\Rightarrow Z := A * B;$

when Div $\Rightarrow Z := A / B;$

when others null;

end case;

end ALU;

Parameters may be constants, variables, or signals, & modes may be in, out, inout. If class of parameter is not explicitly specified by default a constant if parameter is mode in otherwise it is variable if parameter is of mode out or inout.

PROCEDURE

FUNCTION

- i) A function has zero or more input parameters and a single return value. The input parameters can be constants or signals (Variables are not allowed)
- ii) A function is called as part of an expression
- iii) Requires zero simulation time
- iv) Debugging & maintenance of models consisting function is easy
- v) Recommended for writing models
- vi) Wait and component are not synthesizable

PROCEDURE

A procedure can have any number of IN, OUT and INOUT parameters which can be signals, variables or constants

procedure is a statement on its own.

may or may not need zero simulation time.

Debugging & maintenance of models consisting procedures can be very difficult.

Not recommended for writing models

Wait and component are not synthesizable

possible location of function & procedure is same may be in package or main code - in entity or architecture.