ZERO OVER HEAD LOOP FIR PROCESSOR

Sourindu Chatterjee
Dr. Uwe Meyer Baese
Department of Electrical and Computer Engineering
EEL - 5722
Florida State University
Spring 2016

Brief Description

The reason for this project is to actualize the hardware specific strategy found in most DSP processors, ZERO OVER HEAD LOOPING towards the improvement of a FIR microprocessor. The design filter coefficients are continuous and are supplied to the processor as a signal input [5]. The design has an innovative approach to adaptive filtering thus providing a way to change the filter length in real-time during execution of different processor states. The input value are loaded in before the initiation of a full convolution cycle and then again another convolution initiates repeating the same process. The key objective of the design is to provide a way for the microprocessor to have a single embedded multiplier for any number of filer coefficients.

Definition of the Problem

Well the execution of Zero Overhead Loop (ZOL) for different embedded DSP chips is different in perspective when comparison is drawn between hardware and software implementation of the same [1]. As discussed earlier this project is about usage of Zero Overhead Loop control in Hardware thus coded in Very Fast Hardware Description Language (VHDL) for the outline of a ZOL FIR microprocessor, such that the execution of cyclic 'Multiply and Accumulate' for each convolution phase takes only one cycle for each execution and furnishes the final convolution result after n number of cycles where n is the number of coefficients in the FIR system. There is another challenge connected with the advancement of this FIR microprocessor [2], which is to make the loading of the coefficients in real-time as an input signal. Well this problem is addressed and in addition to this there has been an additional enhancement to the design which enables the microprocessor to load in filter length or the number of coefficients through an input signal. This makes the design more robust, dynamic and adaptive [3].

Solution to the Problem

We realize that the most crucial mathematical equation in FIR microprocessor development is the Sum-Of-Product (SOP) evaluation, $y[n] = \sum h[k] * x [n-k]$ [6] [5], which can be likewise termed as convolution in the time domain of data value x and filter impulse response h. This is the reason ZOL is paramount to the execution, because this bit of mathematical statement requires multiple Embedded Multiplier blocks in any Digital Signal Processors or FPGA's. The convolution under ordinary microprocessors require and information to be executed in a loop over n number of times, each time a piece comparison is made [6][1][3] inside a convolution phase.

The issue identifying with ZOL is critical and now and again crucial to the proficiency of the DSP microchip. In this anticipation the projects purpose is to build up a FIR chip with ZOL support. This is completely genuine on the grounds that the vast majority of the tasks performed by DSP chip are on real-time systems where the cycles per convolution should be as less as possible expected under these dynamic circumstances, whether it is ALU performance or cyclic guideline, the reduction in the execution time is essential and a basic component in deciding efficiency of the framework [4].

Thus the design of the ZOL Fir microprocessor is implemented with the soul target that the number of embedded multiplier blocks in the design should be equal to 1 and that the design should produce convolution output in n number of cycles where n will be equal to the number of coefficients in the coefficient array.

Code Procedure & Flow

The project is coded in VHDL code composed and arranged with Quartus II programming. The simulations are done with ModelSim. The utilization of Matlab is likewise there to create channel coefficients set and determine the correctness of the output.

The design can be broadly classified into five sections: reset, start, mac, trans & done. The proceedings of these sections will be briefly described.

reset: In this section the system first enter it is the default section at the beginning of the program. The "**reset**" signal is an external asynchronous reset and sets all registers and register arrays to '0'. There is also an internal reset signal, "**rst**" associated with section which gets triggered the filter length "**L_in**" or the coefficient input switch "**Load_c**" gets changed from previous values. After completion of these state the design enter the synchronous section.

start: This stage basically sets the base for the whole execution cycle to proceed. The primary aim of this section is loading of input coefficients and input data and placing them is respective integer register arrays. This state depends on coefficient loading signal "**Load_c**" and data loading control signal "**Load_x**".

trans: This stage is there to make the input of the next data feasible without hampering the existing output of the processor. This makes use of the input loading switch "**Load_x**" to load the new input data. These stage also shift the previous values one position to fit in the newest data in the stream.

mac: This is the most important stage in the execution cycle. This is the section where the ZOL is implemented in order to get the best performance out of any hardware in which this processor will be implemented. In this stage the product of each elements in the coefficient array and data array is computed and the accumulator "d" is modified in each clock cycle to display the current accumulated value. At the end of each "mac" stage this accumulated value is transferred to a register "a_temp" which is then furnished to the output "y_out". These stage which in the middle of MAC execution cycle does not care to check any changes in the parameter, only at the end of the execution these checks are resumed.

done: These stage signifies the end of one convolution cycle and the control remains in this stage until any changes to switching signals like "**L_in**", "**Load_x**" or "**Load_c**". On the onset of such a change the control moves to 'trans" state in case of change in "**Load_x**" or "**start**" state in case of changes to other switching signal.

Code Segment

```
PACKAGE n bit int IS -- User defined type
  SUBTYPE S15 IS INTEGER RANGE -2**14 TO 2**14-1;
      TYPE STATE TYPE IS (start, trans, mac, done);
END n bit int;
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.std logic arith.ALL;
USE ieee.std logic signed.ALL;
LIBRARY ieee proposed;
USE ieee proposed.fixed float types.ALL;
USE ieee proposed.fixed pkg.ALL;
USE ieee proposed.float pkg.ALL;
LIBRARY work;
USE work.n bit int.ALL;
ENTITY firzol IS
 GENERIC (W1 : INTEGER := 9; -- Input bit width
          W2 : INTEGER := 18; -- Multiplier bit width 2*W1
          W3 : INTEGER := 19; -- Adder width = W2+log2(L)-1
          W4 : INTEGER := 11;-- Output bit width
          L : INTEGER := 7 -- Filter length
          );
      PORT (
                  : IN STD LOGIC; -- System clock
           clk
           reset : IN STD LOGIC; -- Asynchronous reset
           Load x : IN STD LOGIC; -- data input/loading switch
           Load c : IN STD LOGIC; -- coefficients input switch
           L in : IN INTEGER RANGE 1 TO L; -- The actual number of
coefficients
           x in : IN STD LOGIC VECTOR(W1-1 DOWNTO 0); -- System input
           c in : IN STD LOGIC VECTOR(W1-1 DOWNTO 0); -- Coefficient data
input
           y out : OUT STD LOGIC VECTOR(W3-1 DOWNTO 0)); -- System Output
result
END firzol;
ARCHITECTURE fpga OF firzol IS
      SUBTYPE SLVW1 IS STD LOGIC VECTOR(W1-1 DOWNTO 0);
      SUBTYPE SLVW2 IS STD LOGIC VECTOR (W2-1 DOWNTO 0);
      SUBTYPE SLVW3 IS STD LOGIC VECTOR(W3-1 DOWNTO 0);
      TYPE AO L1SLVW1 IS ARRAY (O TO L-1) OF SLVW1;
      TYPE AO L1SLVW2 IS ARRAY (O TO L-1) OF SLVW2;
     TYPE AO L1SLVW3 IS ARRAY (O TO L-1) OF SLVW3;
      SIGNAL x count ini : INTEGER RANGE -1 TO L := 0; -- counting
      register for input data array
     SIGNAL dout
                        : S15 := 0; -- temporary accumulator result in
each cycle
     SIGNAL a temp
                        : SLVW3; -- final result of the accumulator
variable
     SIGNAL x_ar_out
                           : A0 L1SLVW1 ; -- array for data input
      SIGNAL c_ar : A0_L1SLVW1 ; -- Coefficient array
      SIGNAL p
                        : A0 L1SLVW2 ; -- Product array
      SIGNAL state
                        : STATE TYPE; --state type variable
      SIGNAL rst
                        : STD LOGIC := '0'; --Internal reset
```

```
St: PROCESS(clk, reset, c in, x in, Load x, Load c, state, p, L in, rst)
      VARIABLE L current : INTEGER := L in; -- actual number of
coefficients
                           : INTEGER := 0; -- temporary accumulator result
      VARIABLE d
in each cycle
      VARIABLE x ar
                           : A0 L1SLVW1; -- array for data input
                           : SLVW1; -- Just to make the Multipliction.
      VARIABLE x,c
      VARIABLE c count : INTEGER RANGE -1 TO L := 0; -- counting variable
      for coefficient array.
      VARIABLE count : INTEGER RANGE -1 TO L := 0; -- counting
      variable for MAC state.
      VARIABLE x count ini : INTEGER RANGE -1 TO L := 0; -- counting
      variable for data input array.
  BEGIN ----> Load data or coefficients after resetting
    IF reset = '1' OR rst = '1' THEN
      rst <= '0';
            L current := L in;
      x := (OTHERS => '0'); --resetting data array.
      c := (OTHERS => '0'); --resetting coefficient array.
      count := 0;
      c count := 0;
      x count ini := L current-1;
      state <= start;</pre>
            FOR K IN 0 TO L-1 LOOP
                  EXIT WHEN K = L current; --for making length adaptive .
                  c ar(K) \leftarrow (OTHERS \Rightarrow '0');
                  x^{-} ar(K) := (OTHERS => '0');
            END LOOP;
    ELSIF rising_edge(clk) THEN
                  CASE state IS
                  --start state
                  WHEN start =>
                         IF Load c = '1' THEN
                               c ar(c count) \leq c in; -- Store coefficient in register.
                               IF c count = L current-1 THEN
                                     c count := 0;
                               ELSE
                                     c count := c count+1; --increase index
                               END IF;
                         END IF;
                         IF Load x = '1' THEN
                               IF x count ini = -1 THEN
                                     x count ini := L current-1;
                               x ar(x count ini) := x in; -- Get one data
                               sample at a time.
                               x count ini := x count ini-1;
                         END IF;
                         IF L current /= L in THEN
                               L current := L in;
                               rst <= '1';
                               state <= start;</pre>
                         ELSIF Load x = '0' AND Load c = '0' THEN
                               x count ini := L current-1;
                               state <= trans;</pre>
                         END IF;
```

```
--trans state
                   WHEN trans =>
                         IF Load x = '1' THEN
                                -- Shifting elements as in circular buffer
                                FOR K IN 0 TO L-2 LOOP
                                      EXIT WHEN K = L current-1;
                                      x_ar(x_count_ini-K):=x_ar(x_count_ini-K-1);
                                END LOOP;
                                x ar(0) := x in;--input in least significant place.
                         END IF;
                         x ar out <= x ar;
                         IF L current /= L in THEN
                                L current := L in;
                                rst <= '1';
                                state <= start;</pre>
                         ELSE
                               d := 0; -- Resetting temporary accumulator.
                                state <= mac;</pre>
                   --MAC state
                   WHEN mac =>
                         x := x ar(count);
                         c := c ar(count);
                         d := d + CONV INTEGER(c*x); --placing value in temporary acc.
                         count := count+1;
                         d out <= d;
                         IF count = L current THEN
                                -- Pushing accumulator to a register.
                                a temp <= CONV STD LOGIC VECTOR(d, 19);
                                d := 0;
                                count := 0;
                                IF L current /= L in OR Load c = '1' THEN
                                      L current := L in;
                                      rst <= '1';
                                      state <= start;</pre>
                                ELSIF Load x = '1' THEN
                                      x count ini := L current-1;
                                      state <= trans;</pre>
                                ELSE
                                      state <= done;
                                END IF;
                         ELSE
                                state <= mac;</pre>
                         END IF;
                   --done state
                   WHEN done =>
                         IF L current /= L in OR Load c = '1' THEN
                                L current := L in;
                                rst <= '1';
                               state <= start;</pre>
                         ELSIF Load x = '1' THEN
                                x count ini := L current-1;
                                state <= trans;</pre>
                         END IF;
                         x ar out <= x ar;
                   END CASE;
            END IF;
  END PROCESS St;
      y out <= a temp;
END fpga;
```


x ar out <= x ar; -- Store input data in register.


Simulations


- 1. This is the first of the simulations where we can see that the filter length is depending on a control signal "L_in" and is not using the generic length of the filter. Also the loading of data and coefficints in respective arrays is showcased. The MAC cycle for ZOL implementation is evident where in order to furnish the first output the processor takes 3 number of cycles which is equal to the dynamic filter length. Also a second input data is processed by switching the "Load_x" signal and we can a set of convolution cycle to get the final output of "-20".
- Here the processor after furnishing a set of MAC cycles is subjected to a change in the coefficient array length and as evident the control returns to the start stage and begins execution again.
- 3. In this simulation a change in the dynamic filter length is processed but no change in the coefficients and data switches thus furnishes an output of '0'.
- 4. Here there has been a change in the control signal "Load_c" and also a input of coefficient "9" but no change in data array is evident.
- 5. This is the final Simulation, where we see that there has been a change in the filter length determining switch "L_in" from 3 to 4. Then there is again initiation of "start" state and an impulse response of the filter coefficient which furnishes the last input coefficient "7" to the output.


Simulations Outputs

The outputs are in the same order as the above described segments










€ Cursor 1	Now Now	♦ /firzol/state	+> /firzol/y_out	♦ /firzol/d_out	+- /firzol/x_ar_out	+> /firzol/c_ar	Outputs:	/firzol/c in	Input Data: -	♦ /firzol/L_in	~	/firzol/Load_x	/firzol/dk	— Simulation by Sourindu Chaterjee — Control Signals:	2
1 .00 ns	v 500 ns	done	7	7	② ::	{-5}	1000	7	9	4.	0	0 0	0	R 	Msgs
s 0.00 ns		start	×	0	П	T		11	 	ω	Ļ	Ţ	L		gs
	malmana		H		0} {}	-3} {	T	╫	- - 			₩			
	200 ns		Н		(0) {)	(-3))		+			+	╫			
	maham		H		(3) {2} {	{-3} {-2}	-	╫	2						
	400 ns	(trans	H		O {X} {1.	{-1} {X	-	\parallel	4	+					
	midnin	mac			\{\tau\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}\{\tau\}	\{\ -3\ \{\ -3\ \{\ -3\ \{\ -2\ \{\ -1\ \X\ \X\ \X\ \X\ \X\ \X\ \X\ \X\ \X\ \		╫	5						
	uunnalla muulta muu Jas 200 ns 400 ns 600 ns 800 ns 1000 ns 1200 ns 1400 ns			(6-)	1				4						
	andon)-13			_	\parallel	8			╫			ı
ı	800 ns	trans	-14)-14			-	╫							
	minding	mac			{4} {3} {2} {\lambda} {\la			\parallel	-	+			7		
	1000 ns	-)-12	{2} {X} {		-	\parallel	32	+			7		
	mahaa)-18	X} {X} {			\parallel	193				7		I
	1200 ns	done	-20)-20	Ŷ		- 3	\parallel					7		
	mindin			-			_	\parallel	-	+			7		
	1400 ns	-					-	\parallel	3	.4					
	3	start			46	{0} {	_	\parallel	0)	2	Ц		力		
	1600 ns			-	(0) {0}	{-5}		5	<u> </u>			\parallel	ገ		
	S				{X} {X} {X} {1} {0} {0} {0}	\{-5\	R	5 €	5		_				
	1800 ns	_		-	{X} {X}	} {-5}	C	3	825			\parallel	7		
	mundus				χ >	{0} { }{-5} }{-5} }{-5} }{-5} }{-5} }{-5} ?8} ?3 {7} ?X} ?X} ?X}	7	7							
	2000 ns	(trans (mac				} {3} {7			9				7		
	S	lmac				{X} {X}							h		
	2200 ns			Ŏ		₹									
	malannan dan mandan malannan dan mandan malannan dan mandan mandan mandan mandan mandan mandan mandan meneripa 1600 ns 1800 ns 2000 ns 2200 ns 2400 ns 2600														
	2400 ns												7		
	is		7	77									5		
	2600 r														

Time and Work Schedule



QuatrusII, ModelSim and Matlab software would be used for doing the project work.

Conclusion

This has been a challenging project and I am really grateful to my professor Dr. Meyer Baese for helping me with this endeavor. Well though ZOL implementation is successful in the MAC stage of the microprocessor execution cycle, further development to the design can be made by implementing ZOL in other stages of the design.


RFFFRFNCFS

- [1] U. Meyer-Baese: Digital Signal Processing with Field Programmable Gate Arrays (Springer, 4th edition, 2014).
- [2] Zero-overhear loop controller for implementing multimedia algorithms
 Nikolaos Kavvadias and Spiridon Nikolaidis, Section of Electronics and Computers, Department of Physics
 Aristotle University of Thessaloniki.
- [3] Effective Exploitation of a Zero Overhead Loop Buffer YuhongWang, David Whalleyt, Department of Computer Science, Florida State University Gang-RyungUh, SanjayJinturkar, Chris Bums, Vincent Cao, Lucent Technologies,Allentown
- [4] Application of Zero Overhead Loop and Address Generator in General Purpose Computing Jinyung Namkoong.
- [5] EEL 5722 DSP with FPGA lecture Notes.
- [6] http://microchip.wikidot.com/dsp0201:zero-overhead-loops

APPENDIX

Design Specification

This is for generic length of 50.



	Fmax	Restricted Fmax	Clock Name	Note
1	3.82 MHz	3.82 MHz	clk	
2	60.86 MHz	60.86 MHz	reset	

This is for generic length of 7

Flow Status	Successful - Sun Apr 17 18:09:26 2016
Quartus II 64-Bit Version	13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition
Revision Name	firzol
Top-level Entity Name	firzol
- <mark>ami</mark> ly	Cyclone IV E
Device	EP4CE115F29C7
Fiming Models	Final
Total logic elements	1,504 / 114,480 (1 %)
Total combinational functions	1,504 / 114,480 (1 %)
Dedicated logic registers	184 / 114,480 (< 1 %)
Total registers	184
Total pins	44 / 529 (8 %)
Total virtual pins	0
Total memory bits	0 / 3,981,312 (0 %)
Embedded Multiplier 9-bit elements	1 / 532 (< 1 %)
Total PLLs	0/4(0%)

Simulation Files .do

```
1. The first do file firzolfinalv1.do
   set project name "firzol"
   vlib ieee_proposed
   vcom -work ieee proposed fixed float types c.vhdl
   vcom -work ieee proposed fixed pkg.vhd
   vcom -work ieee proposed float pkg c.vhdl
   vlib work
   vcom $project_name.vhd
   vsim work.${project_name}(fpga)
   ######## Add I/O signals to wave window
   add wave -divider "Simulation by Sourindu Chaterjee"
   add wave -divider "Control Signals:"
   add wave clk reset Load x Load c L in
   add wave -divider "Input Data:"
   radix -decimal
   add wave x_in c_in
   add wave -divider "Outputs:"
   add wave -radix decimal c ar x ar out d out
   add wave -color Blue y_out
   add wave state
   ####### Add stimuli data
   force clk 0 Ons, 1 50ns -r 100ns
   force reset 1 Ons, 0 50ns
   force Load_x 0 Ons, 1 50ns, 0 350ns, 1 460ns, 1 760ns, 1 770ns, 0 860ns
   force Load_c 0 0ns, 1 50ns, 0 300ns
   radix -decimal
   force L in 3 0ns
   force x_in 0 0ns, 1 50ns, 2 150ns, 3 250ns, 4 350ns, 0 450ns, 4 550ns
   force c in 0 0ns, -3 50ns, -2 150ns, -1 250ns
   ######## Run the simulation
   run 2500ns
   wave zoomfull
   configure wave -gridperiod 10ns
   configure wave -timelineunits ns
2. Now the defining part of the do files is the same only the "signal force" part will vary
   thus will be furnishing that, firzolfinalv2.do
   ####### Add stimuli data
   force clk 0 0ns, 1 50ns -r 100ns
   force reset 1 Ons, 0 50ns
   force Load_x 0 Ons, 1 50ns, 0 350ns, 1 460ns, 1 760ns, 1 770ns, 0 860ns
   force Load c 0 Ons, 1 50ns, 0 300ns, 1 1400ns, 0 1500ns
   radix -decimal
   force L in 3 Ons
   force x_in 0 0ns, 1 50ns, 2 150ns, 3 250ns, 4 350ns, 0 450ns, 4 550ns
   force c_in 0 0ns, -3 50ns, -2 150ns, -1 250ns
```

3. The file firzolfinaly3.do

####### Add stimuli data

force clk 0 0ns, 1 50ns -r 100ns

force reset 1 Ons, 0 50ns

force Load_x 0 Ons, 1 50ns, 0 350ns, 1 460ns, 1 760ns, 1 770ns, 0 860ns

force Load_c 0 0ns, 1 50ns, 0 300ns

radix -decimal

force L in 3 Ons, 4 1400ns

force x_in 0 0ns, 1 50ns, 2 150ns, 3 250ns, 4 350ns, 0 450ns, 4 550ns

force c in 0 0ns, -3 50ns, -2 150ns, -1 250ns

4. The file firzolfinalv4.do

####### Add stimuli data

force clk 0 0ns, 1 50ns -r 100ns

force reset 1 Ons, 0 50ns

force Load_x 0 Ons, 1 50ns, 0 350ns, 1 460ns, 1 760ns, 1 770ns, 0 860ns

force Load c 0 Ons, 1 50ns, 0 300ns, 1 1400ns, 0 1600ns

radix -decimal

force L_in 3 Ons

force x in 0 Ons, 1 50ns, 2 150ns, 3 250ns, 4 350ns, 0 450ns, 4 550ns, 9 1550ns

force c_in 0 0ns, -3 50ns, -2 150ns, -1 250ns, 9 1550ns

5. This is the final simulation file fizolfinal.do

Add stimuli data

force clk 0 0ns, 1 50ns -r 100ns

force reset 1 Ons, 0 50ns

force Load x 0 0ns,1 50ns,0 350ns,1 460ns,1 760ns,1 770ns,0 860ns,1 1500ns,0 1950ns

force Load_c 0 Ons, 1 50ns, 0 300ns, 1 1500ns, 0 1950ns

radix -decimal

force L_in 3 Ons, 4 1400ns

force x_in 0 0ns, 1 50ns, 2 150ns, 3 250ns, 4 350ns, 0 450ns, 4 550ns, 1 1550ns, 0 1650ns

force c_in 0 0ns, -3 50ns, -2 150ns, -1 250ns, -5 1550ns, 8 1650ns, 3 1750ns, 7 1850ns