

# FPGA Assignment1

EE22MTECH02002

January 2022


## 1 Question

Differentiate Between Half adder and Full adder. Draw the Logic Diagram of full adder.


## 2 Answer

| S. No. | HALF ADDER  | FULL ADDER  |
|--------|---|---|
| 1.     | The half adder produces a sum of the two inputs.                      | The full adder produces a sum of the two inputs and carry value.  |
| 2.     | Previous carry is not used.   | Previous carry is used.   |
| 3.     | It consists of one EX-OR gate and one AND gate.                       | It consists of two EX-OR, two AND gate and one OR gate.   |
| 4.     | Logical Expression for half adder is : $S = A \oplus B$ ; $C = A.B$ . | Logical Expression for Full adder is : $S = A \oplus B \oplus C_{in}$ ; $C_{out} = (A.B) + (C_{in}.(A \oplus B))$ . |

Full Adder Diagram.



Half Adder NAND Implementation



Full Adder NAND Implementation




Figure 1: Circuit Diagram of NAND Gate Implementation of Half Adder and Full Adder