FPGA Assignment1

${\rm EE22MTECH02002}$

January 2022


1 Question


Differentiate Between Half adder and Full adder. Draw the Logic Diagram of full adder.


2 Answer

S. No.	HALF ADDER	FULL ADDER
1.	The half adder produces a sum of	The full adder produces a sum of
	the two inputs.	the two inputs and carry value.
2.	Previous carry is not used.	Previous carry is used.
3.	It consists of one EX-OR gate and	It consists of two EX-OR, two
	one AND gate.	AND gate and one OR gate.
4.	Logical Expression for half adder is : $S=A \oplus B$; $C=A.B$.	Logical Expression for Full adder
		is : $S=A \oplus B \oplus Cin; Cout =$
		$(A.B) + (Cin.(A \oplus B)).$

Full Adder Diagram.










Figure 1: Circuit Diagram of NAND Gate Implementation of Half Adder and Full Adder