

Counter

Asynchronous/Ripple

Clocks are not simultaneously given

- UP counter
- Down counter
- UP-Down counter

Synchronous counter

Clocks are simultaneous given.


Advantages of Synchronous counter.

i) each ff has a delay time, In the ripple counter these delay times are additive. So the total "settling" time for the counter is approximately the delay time times the total no. of F.F.


ii) There is the possibility of glitches occurring at the output of decoding gates used with a ripple counter.

Asynchronous counter:


3-bit up counter




every clock pulse the OUT will toggle (T ff so used)



3-bit down counter





• Q_3 are high
 \bar{Q} are low.



There are several circuit available for up and down counting.

3-bit up-down ripple counter





4 mode control i/p

M	Q	\bar{Q}	y
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

M	Q \bar{Q}	00	01	11	10
0		0	0	1	1
1		0	1	1	0

$$y = M \bar{Q} + \bar{M} Q = M \oplus Q$$




Modulus of a counter counting upto a particular value.

- 2 bit ripple counter \rightarrow Mod-4
- 3 bit ripple counter \rightarrow Mod-8.

• Important concept: Set & Reset

• They are the direct inputs or overriding input.



• When preset is 0, Q_n is always 1.
When clear is 0, \bar{Q}_n is always 1 i.e., $Q_n = 0$


Preset	Clear	Q_n
0	0	Not used
0	1	1
1	0	0
1	1	No chan

FF will perform normally

They are active low signal!


SET $\leftarrow 0$
Reset $\leftarrow 1$

• Now we want to creat MOD-6 counter i.e., 0-5 count



Q_3	Q_2	Q_1	
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6 x
1	1	1	7 x


PST = 0 $Q_1 = 1$
CLR = 0 $Q_3 = 0$



Decade (BCD) counter

0 → 9 ^{can be used in 7 segment display!}


State diagram:-



do we really need that.

CLK	Q ₄	Q ₃	Q ₂	Q ₁
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	0	1	1	0
9	0	1	0	1
10	1	0	1	0

How?
0 0 0 0



Synchronous counter

- Design 2-bit synchronous up counter.


How to design Synchronous counter

- Decide the no. of F.F.
- Excitation table of F.F.
- State diagram and circuit excitation table.
- Obtain the simplified eqn using K-Map.
- Draw the logic diagram.

T-FF. excitation table

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	0
1	1	1

State diagram :-



Ckt excitation tab:

Q_1	Q_2	Q_1^*	Q_2^*	T_1	T_2
0	0	0	1	0	1
0	1	1	0	1	0
1	0	1	1	0	1
1	1	0	0	1	0

For T_1


Q_1	Q_2	T_1
0	0	0
0	1	1
1	0	0
1	1	1

$$T_1 = Q_1$$

For T_2


Q_1	Q_2	T_2
0	0	1
0	1	0
1	0	1
1	1	0

$$T_2 = \bar{Q}_1$$



Excitation

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0



• Ckt excitation tab:

Present state			Next state			Output		
Q_C	Q_B	Q_A	Q_C^*	Q_B^*	Q_A^*	T_C	T_B	T_A
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	0	0	1
1	0	1	1	1	0	0	1	1
1	1	0	1	1	1	0	0	1
1	1	1	0	0	0	1	1	1

for T_c

A 2x4 grid of handwritten binary digits (0s and 1s) with green and blue annotations. The grid is labeled with $Q_B A$ and Q_C in green. The columns are labeled with 00 , 01 , 11 , and 10 in red. The rows are labeled with 0 and 1 in red. The cell at row 1 and column 11 contains a 1 and is highlighted with a blue box.

	00	01	11	10
0	0	0	1	0
1	0	0	1	0

$$\underline{T_c = Q_A Q_B}$$

For T_B


A 2x4 grid of binary digits (0s and 1s) with a blue box highlighting the 2x2 subgrid in the center. The grid is labeled with green text: $Q_{15, A}$ and Q_{16} on the left, and 01, 11, 10 above the columns. The highlighted subgrid contains the values 1, 1, 1, 1.

θ_{c, θ_A}
 θ_c

	00	01	11	10
0	1	1	1	1
1	1	1	1	1


$$T_B = Q_A$$

$$\underline{T_A = 1}$$



Ring Counter

- Ring counter is a typical application of "Shift Register".
- The only change is the output of last F.F. is connected to the input of first F.F.
- no. of state = no. of F.F. used



$PST = 0 \rightarrow Q = 1$

$CLR = 0 \rightarrow Q = 0$

ORI	CLK	Q_0	Q_1	Q_2	Q_3
	X	1	0	0	0
1	↓				
1	↓				
1	↓				
1	↓				


3-bit UP/DOWN Synchronous counter

• $M=0$ up count

• $M=1$ down counting

M	Q_C	Q_B	Q_A	Q_C^*	Q_B^*	Q_A^*	T_C	T_B	T_A
0	0	0	0	0	0	1	0	0	1
0	0	0	1	0	1	0	0	1	1
0	0	1	0	0	1	1	0	0	1
0	0	1	1	1	0	0	1	1	1
0	1	0	0	1	0	1	0	0	1
0	1	0	1	1	1	0	0	0	1
0	1	1	0	1	1	1	0	0	1
0	1	1	1	0	0	0	1	1	1
1	0	0	0	1	1	1	1	1	1
1	0	0	1	0	0	0	0	0	1
1	0	1	0	0	0	1	0	1	1
1	0	1	1	0	1	0	0	0	1
1	1	0	0	0	1	1	1	1	1
1	1	0	1	1	0	0	0	0	1
1	1	1	0	1	0	1	0	0	1
1	1	1	1	1	1	0	0	0	1

Q_n	Q_{n-1}	T
0	0	0
0	1	1
1	0	1
1	1	0



for T_A

$M Q_C$	$Q_B Q_A$	00	01	11	10
00					
01			1		
11					
10					

$T_A = 1$

for T_B

$M Q_C$	$Q_B Q_A$	00	01	11	10
00		0	1	1	0
01		0	1	1	0
11		1	0	0	1
10		1	0	0	1

for T_C

$M Q_C$	$Q_B Q_A$	00	01	11	10
00		0	0	1	0
01		0	0	1	0
11		1	0	0	0
10		1	0	0	0

$$T_B = \overline{M} Q_A + M \overline{Q_A} = M \oplus Q_A$$

$$T_C = \overline{M} Q_A Q_B$$

