
Counter Asynchronus/Riple Synchronus Clocks are not · Opcounter Clocks are simultanean simultaneously giv Down counter · Up-Down counter 2) cach ff has a delay time, In the ripple counter these delay times Asynchronus counter: are additive. So the total "settling" time for the counter is approximately the delay time times the total no. of F.F. ii) There is the possibility of glitches ocurring at the output of decoding gates used with a ripple counter. 3-bit ub counter Q<sub>2</sub> Q2 @ every clock bulse the out will toggle (Tff so used) decimal eguin alent


3-bit down counter - Q 1


Down counting


There are servaral circuit avalable for up and down counting.

## 3-bit up-down rible counter











Modulus of a counter counting upto a particular value


- 2 lit riffle counter → Mod-4
- · 3 bit riffle counter -> Mod 8

## Important concept: Set 8



Now we want to creat MOD-6 counter ie, 0-5 count






Synchronus counter

How	to	des	ign.	Syne no.	fronu	s co	w	nti	n
1	De	cide	the	no.	of F.	F.			
			1.	1-1-1	)	r	$\mathcal{L}$		


		. / . /2	1.11
<b>(</b> )	1-FF.	exitation	table


8 <sub>n</sub>	Qn+1	T
$\overline{\bigcirc}$	$\bigcirc$	ð
$\bigcirc$	1	1
1_	0	0
1	1 1	1





## · Cht excitation tab

000101	$Q_1 \otimes_2$	8, 82	T,	T <sub>2</sub>
	00	0 1	0	1
0 1 1 0 1 0	0 1	1 0	1	0
10 1 1 0 1	10	1 1	0	1
11 0 0 1 0	11	00	1	0










## · Ckt exitation tab




Ring Counter

Ring counter is a typical application of "shift Register".

The only change is the outfut of last F.F. is connected

to the input of first F.F.



 $CLR = 0 \rightarrow Q = 0$ 

OR <u>I</u>	CLK	౭.	۵,	Q <sub>2</sub>	Q3
	×	1	0	$\bigcirc$	0
1	<b>\</b>				
1	Ţ				
1	<b>\</b>				
1	<b>V</b>				

