## ELEX - 2117

Lab 3 - Timers and Frequency
Dividers

Brennan Pinette A01073920

February 11, 2021

```
module lab3
      lab2.sv
      This program will produce a sound
      at a frequency determined by my student ID
      Brennan Pinette, 2021-02-09
      A01073920
      right 500hz - N = 50000
      left 700hz - N = 35714
      both 1400hz - N = 17857
      */
      input logic [1:0]x,
      input logic clk50,
      output logic speaker );
      logic timeout, timeout_next, stop;
      logic [15:0]count, count_next, N;
      assign count_next =
      stop ? N - 1 :
      count ? count - 1 : N - 1;
      assign stop =
      x == 2'b11 ? '1 : '0 ;
      always_ff @(posedge clk50) count = count_next;
      assign N =
      x == 2'b10 ? 16'hC350 :
      x == 2'b01 ? 16'h8B82 :
      16'h45C1;
      assign timeout_next =
      stop ? '0 :
      count ? timeout :
      timeout ? '0 : '1;
      always_ff @(posedge clk50) timeout = timeout_next ;
      assign speaker = timeout;
endmodule
```



## Flow Summary



<<Filter>>

Successful - Thu Feb 11 22:03:38 2021 Flow Status

Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition

Revision Name lab3

Top-level Entity Name lab3

Family MAX II

Device EPM240T100C5

Timing Models Final

46 / 240 (19%) Total logic elements

Total pins 4/80(5%)

Total virtual pins 0

UFM blocks 0/1(0%)



