

**BCSE205L Computer Architecture and Organization L T P C 3 0 0 3**  
**Pre-requisite NIL Syllabus Version**

**1.0**

**Course Objectives**

1. To acquaint students with the basic concepts of fundamental component, architecture, register organization and performance metrics of a computer and to impart the knowledge of data representation in binary and to understand the implementation of arithmetic algorithms in a typical computer.
2. To teach students how to describe machine capabilities and design an effective data path design for instruction execution. To introduce students to syntax and semantics of machine level programming.
3. To make students understand the importance of memory systems, IO interfacing techniques and external storage and their performance metrics for a typical computer. And explore various alternate techniques for improving the performance of a processor.

**Course Outcomes**

On completion of this course, student should be able to:

1. Differentiate Von Neumann, Harvard, and CISC and RISC architectures. Analyze the performance of machine with different capabilities. Recognize different instruction formats and addressing modes. Validate efficient algorithm for fixed point and floating point arithmetic operations.
2. Explain the importance of hierarchical memory organization. Able to construct larger memories. Analyze and suggest efficient cache mapping technique and replacement algorithms for given design requirements. Demonstrate hamming code for error detection and correction.
3. Understand the need for an interface. Compare and contrast memory mapping and IO mapping techniques. Describe and Differentiate different modes of data transfer. Appraise the synchronous and asynchronous bus for performance and arbitration.
4. Assess the performance of IO and external storage systems. Classify parallel machine models. Analyze the pipeline hazards and solutions.

**Module:1 Introduction To Computer Architecture and Organization 5 Hours**

Overview of Organization and Architecture –Functional components of a computer: Registers and register files - Interconnection of components - Overview of IAS computer function - Organization of the von Neumann machine - Harvard architecture - CISC & RISC Architectures.

**Module:2 Data Representation and Computer Arithmetic 5 Hours**

Algorithms for fixed point arithmetic operations: Multiplication (Booths, Modified Booths), Division (restoring and non-restoring) - Algorithms for floating point arithmetic operations - Representation of nonnumeric data (character codes).

**Module:3 Instruction Sets and Control Unit 9 Hours**

Computer Instructions: Instruction sets, Instruction Set Architecture, Instruction formats, Instruction set categories - Addressing modes - Phases of instruction cycle – ALU - Datapath and control unit: Hardwired control unit and Micro programmed control unit - Performance metrics: Execution time calculation, MIPS, MFLOPS.

**Module:4 Memory System Organization and Architecture 7 Hours**

Memory systems hierarchy: Characteristics, Byte Storage methods, Conceptual view of memory cell - Design of scalable memory using RAM's- ROM's chips - Construction of larger size memories - Memory Interleaving - Memory interface address map- Cache memory: principles, Cache memory management techniques, Types of caches, caches misses, Mean

**Agenda Item 65/39 - Annexure - 35**

**Proceedings of the 65th Academic Council (17.03.2022) 979**

memory access time evaluation of cache.

**Module:5 Interfacing and Communication 5 Hours**

I/O fundamentals: handshaking, buffering, I/O Modules - I/O techniques: Programmed I/O,

Interrupt-driven I/O, Direct Memory Access, Direct Cache Access - Interrupt structures: Vectored and Prioritized-interrupt overhead - Buses: Synchronous and asynchronous - Arbitration.

**Module:6 Subsystems 5 Hours**

External storage systems: Solid state drivers - Organization and Structure of disk drives: Electronic- magnetic and optical technologies - Reliability of memory systems - Error detecting and error correcting systems - RAID Levels - I/O Performance

**Module:7 High Performance Processors 7 Hours**

Classification of models - Flynn's taxonomy of parallel machine models (SISD, SIMD, MISD, MIMD) - Pipelining: Two stages, Multi stage pipelining, Basic performance issues in pipelining, Hazards, Methods to prevent and resolve hazards and their drawbacks - Approaches to deal branches - Superscalar architecture: Limitations of scalar pipelines, superscalar versus super pipeline architecture, superscalar techniques, performance evaluation of superscalar architecture - performance evaluation of parallel processors: Amdahl's law, speed-up and efficiency.

**Module:8 Contemporary Issues 2 Hours**

**Total Lecture Hours 45 Hours**

**Text Book(s)**

1 David A. Patterson and John L. Hennessy, Computer Organization and Design -The Hardware / Software Interface 6<sup>th</sup> Edition, Morgan Kaufmann, 2020

**Reference Book(s)**

1 Computer Architecture and Organization-Designing for Performance, William Stallings, Tenth edition, Pearson Education series, 2016

2 Carl Hamacher, Zvonko Vranesic, Safwat Zaky, Computer organization, Mc Graw Hill, Fifth edition, Reprint 2011.

**Mode of Evaluation:** CAT, Written Assignments, Quiz and FAT.

Recommended by Board of Studies 04-03-2022

Approved by Academic Council No. 65 Date 17-03-2022