


chap 12 : CPU structure & Function

- CPU - Fetch instruction, Interpret instruction, fetch data, Process data, Write data

CPU internal Structure



Registers

→ CPU must have some temporary storage for work which is called registers.

→ Top level of memory hierarchy

→ User visible registers

→ Control & status registers

Registers
Main memory
Cache memory


- User visible Registers - minimize main memory references by optimizing use of registers.

- General Purpose - can be assigned to a variety of functions
 - used for data or addressing
 - have restrictions
- Data Registers - only hold data
- Address Registers - segment pointers, index registers, stack pointers
- Condition Codes - bits set by the processor (flags)
 - partially visible to the user
 -
- Control & Status Registers is employed to control
 - the operation of the processor (~~Program Counter~~)
- Program Counter - contains the address of the instruction to be fetched
- Instruction Registers - contains the instruction to be execute.
- Memory Address Registers - Contains the address of a location in memory
- Memory Buffer Registers - contains the data

Zoleta®
Letrozole USP 2.5 mg
For successful ovulation induction

Valestra®
Estradiol Valerate USP 1 mg
VAGINALLY ESTRADIOL
endometrial preparation in infertility care

- Program status words - contains status information
Sign, RETC0, Carry, Equal, overflow,
Interrupt enable/disable, Supervisors
- Supervisors mode - Certain privileged instruction
can be executed only in supervisor mode, and
certain areas of memory can be accessed only
in this mode
- Used by operating system
- Indirect Cycle - may require memory access to fetch
operands



Indirect instruction cycle
state diagram:
slide


□ Data Flow

Instruction fetch = PC contains address of next instruction
 → address moved to MAR → address placed in address bus
 → control unit requests memory read → Result placed
 in Data bus → copied to MBR → then to IR
 → PC incremented by 1.


Data fetch = IR is examined, if indirect addressing
 indirect cycle is performed
 → N most bits of MBR move to MAR → control unit

Request memory read → Result/Result move to MBR

Data flow (fetch diagram)



Data flow (indirect diagram)




- Execute - Memory Read/Write, Input/Output, Register transfer, ALU operations

Zoleta®
Letrozole USP 2.5 mg
For successful ovulation induction

Valestra®
Estradiol Valerate USP 1 mg
VALUABLE ESTRADIOL for
endometrial preparation in infertility care

□ Data flow (Interrupt diagram)



PC copied to MBR → MBR written to memory (next instruction saved in memory, so that can resume after handling interrupt)
→ ~~special~~ special memory location loaded in MAR → PC loads with address of interrupt handling routine ↪


□ Pipeline — fetch instruction (FI), Decode instruction (DI), Calculate operands (CO), Fetch operands (FO), Execute instruction (EI), Write result (WR)

①	FI	DI	CO	FO	EI	WO	
②	FI	DI	CO	FO	EI	WO	
③		FI	DI	CO	FO	EI	WO

Branch in pipeline — instruction 3 is a conditional branch to instruction 15,

Diagram (slide)

6 Stage CPU Instruction Pipeline



ଓঠু ওল্ডেন্স
পিপ পার