


## Chap 12 : CPU Structure & Function

- CPU — Fetch instruction, Interpret instruction, fetch data, Process data, Write data

### CPU internal structure



### □ Registers

→ CPU must have some temporary storage for work which is called registers.

→ Top level of memory hierarchy

{	→ User visible registers	[ registers main memory cache memory ]
→	Control & status registers	

- User visible registers — minimize main memory references by optimizing use of registers.

- General Purpose - can be assigned to a variety of functions
  - used for data or addressing
  - have restrictions
- Data Register - only hold data
- Address Register - segment pointers, index registers, stack pointers
- Condition Codes - bits set by the processor (flags) - partially visible to the user
- ▣ Control/Status Register is employed to control the operation of the processor (~~Program Counter~~)
  - Program Counter - contains the address of the instruction to be fetched
  - Instruction Register - contains the instruction to be execute.
  - Memory Address Register - contains the address of a location in memory
  - Memory Buffer Register - contains data

**Zoleta**  
Letrozole USP 2.5 mg  
For successful ovulation induction

**Valestra**  
Estradiol Valerate USP 1 mg  
VALIABLE ESTRADIOL for  
endometrial preparation in infertility care




□ Program status words - contains status information

Sign, Zero, Carry, Equal, Overflow,  
Interrupt enable/disable, Supervisor

□ Supervisor mode - Certain privileged instruction can be executed only in supervisor mode, and certain areas of memory can be accessed only in this mode  
- Used by operating system

□ Indirect Cycle - may require memory access to fetch operands



Indirect instruction cycle  
state diagram:  
Slide

□ Data Flow

Instruction fetch = PC contains address of next instruction

→ address moved to MAR → address placed in address bus

→ Control unit requests memory read → Result placed in Data bus → copied to MBR → then to IR


→ PC incremented by 1.

Data fetch = IR is examined, if indirect addressing indirect cycle is performed


→ N most bits of MBR move to MAR → Control unit

request memory read → Result result move to MBR

### Data-flow (fetch diagram)



### Data flow (indirect diagram)




□ Execute - Memory Read/Write, Input/Output, Register transfer, ALU operations

**Zoleta**  
Letrozole USP 2.5 mg  
For successful ovulation induction

**Valestra**  
Estradiol Valerate USP 1 mg  
VALUABLE ESTRADIOL for  
endometrial preparation in infertility care

## □ Data-flow (Interrupt diagram)



# PC copied to MBR → MBR written to memory (next instruction saved in memory, so that can ~~be~~ resume after handling interrupt)  
 → ~~sp~~ special memory location loaded in MAR → PC loads with address of interrupt handling routine

□ Pipelining — fetch instruction (FI), Decode instruction (DI), Calculate operands (CO), fetch operands (FO), Execute instruction (EI), Write result (WR)


①	FI	DI	CO	FO	EI	WO	
②		FI	DI	CO	FO	EI	WO
③			FI	DI	CO	FO	EI WO

Branch in pipeline — instruction 3 is a conditional  
 Branch to instruction 15,

Diagram (slide)



## Six Stage CPU Instruction Pipeline



આજે નાની-મોટી  
પાઠ્ય પત્ર