ES204 Digital Systems LAB Assignment - 5

Indian Institute of Technology, Gandhinagar February 7, 2024 Time & Venue: Tuesday 8:30-9:50am [7/108]

> Submission deadline February 7, 2024 (9:50 am) Marks : 30

Submit the following: Verilog code, Testbench, Simulation waveforms, FPGA implementation pic and XDC (constraint) file pic.

[20 Marks]

Design a 4-bit comparator that has 2 outputs f, g. The 4-bit comparator has A[3:0] and B[3:0] inputs, and a single output f. A>B, f=1, g=0, and if A<B, g=1, f=0. Take A and B from the input switches and show f and g on the LEDs.

You have to synthesize and show the implementation on FPGA.

Lab 5 ES 204

Birudugadda Srivibhav (22110050) Reddybathuni Venkat (22110220)

#Behavioural implementation code of 4-bit comparator

1. Code

```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 07.02.2024 03:09:25
// Design Name:
// Module Name: comparator_4bit
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module comparator_4bit(
  input [3:0] A,B,
  output reg f, g
  );
  always@(*)
  begin
  if(A > B) begin
  f = 1;
  g = 0;
  end
  else if (A < B) begin
  f = 0;
```

```
g = 1;
end
else
begin
f = 0;
g = 0;
end
end
```


2. Test Bench

```
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 07.02.2024 03:15:19
// Design Name:
// Module Name: comparator_tb
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
module comparator_tb();
  reg [3:0] A,B;
  wire f, g;
  comparator_4bit uut (.A(A), .B(B), .f(f), .g(g));
  initial
  begin
  A = 10; B = 12;
```


```
#10;
A = 5; B = 2;
#10;
A = 7; B = 7;
#10;
A = 15; B = 17;
#10;
$finish();
end
```

endmodule

3. Simulation Results



4. Circuit Board



5. XDC File

