

ES204 Digital Systems

LAB Assignment - 4 (A2 only)

Indian Institute of Technology, Gandhinagar
February 7, 2024

Submission deadline: Feb 10, 2024, 8 PM
Marks: 50

General Instructions: Each team will issue the Basys-3 board from their respective TAs after checking that they are working properly. When you return the boards, the TAs will check them. If they are not working, you'll need to replace them. So, please use the boards carefully.

Submission instructions:

- (a) Only one student from the team will submit the Word doc with the name Rollno1_Rollno2.pdf. The PDF will contain the code, testbench, the XDC file, and simulation results.**
- (b) Make a tar-ball / Zip of the project and upload it.**

For each of the questions, write a Verilog code. You also need to create a **testbench** and show the simulation results. Lastly, you will perform IO planning and show its working on the FPGA board.

Important Note: Up until simulation, make an 8-bit design, and to show it on FPGA, make a 4-bit design. You may make a parametrized code if you are enthusiastic about it. However, writing parameterized code is not compulsory for this lab.

Question: Write a program to design the following three adders and report each design's LUT utilization, static power, and dynamic power. Also, write a detailed explanation for the results observed. Feel free to use the adder code given in the lecture slides.

1. Ripple Carry Adder
2. Carry Lookahead Adder
3. Carry Select Adder

Lab assignment 4 ES 204

Birudugadda Srivibhav (22110050)
Reddybathuni Venkat (22110220)

#Implementation code of Ripple Carry Adder

1. Code

```
`timescale 1ns / 1ps
module ripple_adder(cin,X,Y,S,cout);
    parameter n = 8;
    input cin;
    input [n-1:0] X, Y;
    output reg [n-1:0] S;
    output reg cout;
    reg [n:0] C;
    integer k;
    always@(*)
    begin
        C[0] = cin;
        for (k=0; k<n; k=k+1)
            begin
                S[k] = X[k] ^ Y[k] ^ C[k];
                C[k+1] = (X[k] & Y[k] ) | (X[k] & C[k] ) | (C[k] & Y[k]);
            end
        cout = C[n];
    end
endmodule
```


2. TestBench

```
`timescale 1ns / 1ps
module ripple_adder_tb();
    parameter n = 8;
    reg cin;
    reg [n-1:0] X, Y;
    wire [n-1:0] S;
    wire cout;
    ripple_adder uut(.cin(cin), .X(X), .Y(Y), .S(S), .cout(cout));
    initial
    begin
        cin = 0; X = 51; Y = 17;
        #10;
    end
endmodule
```


3. Simulation Results



4. LUT Utilization and Power Information of Ripple Carry Adder



5. Working of Ripple Carry Adder



#Implementation code of Carry Lookahead Adder

1. Code

```
`timescale 1ns / 1ps
module lookahead_adder(cin,X,Y,S,cout);
    parameter n = 8;
    input cin;
    input [n-1:0] X, Y;
    output reg [n-1:0] S;
    output reg cout;
    reg [n:0] C;
    reg [n:0] G, P;
    integer k;
    always@(*)
    begin
        C[0] = cin;
        for (k = 0; k < n; k = k + 1)
            begin
                G[k] = X[k] & Y[k];
                P[k] = X[k] ^ Y[k];
                S[k] = P[k] ^ C[k];
                C[k+1] = G[k] | (P[k] & C[k]);
            end
        cout = C[n];
    end
endmodule
```

2. TestBench


```
`timescale 1ns / 1ps
module lookahead_adder_tb();
    parameter n = 8;
    reg cin;
    reg [n-1:0] X, Y;
    wire [n-1:0] S;
    wire cout;
    lookahead_adder uut(.cin(cin), .X(X), .Y(Y), .S(S), .cout(cout));
    initial
    begin
        cin = 0; X = 51; Y = 17;
        #10;
        cin = 0; X = 71; Y = 10;
        #10;
        cin = 0; X = 255; Y = 1;
    end
endmodule
```

```


#10;
cin = 0; X = 255; Y = 10;
#10;
cin = 0; X = 255; Y = 256;
#10;
$finish();
end
Endmodule

```


3. Simulation Results



4. LUT Utilization and Power Information of Carry Lookahead Adder



5. Working of Carry Lookahead Adder



#Implementation code of Carry Select Adder

1. Code

```
`timescale 1ns / 1ps
module ripple_adder_4bit(cin,X,Y,S,cout);
    parameter n = 4;
    input cin;
    input [n-1:0] X, Y;
    output reg [n-1:0] S;
    output reg cout;
    reg [n:0] C;
    integer k;
    always@(*)
    begin
        C[0] = cin;
        for (k=0; k<n; k=k+1)
            begin
                S[k] = X[k] ^ Y[k] ^ C[k];
                C[k+1] = (X[k] & Y[k] ) | (X[k] & C[k] ) | (C[k] & Y[k]);
            end
        cout = C[n];
    end
endmodule

module multiplexer2to1(X, Y, select, OUT);
    parameter n = 4;
    input [n-1:0] X,Y;
    input select;
    output reg [n-1:0] OUT;
    always@(*)
    begin
        if(!select)
            OUT = X;
        else
            OUT = Y;
        end
    end
endmodule

module carry_select_adder(cin,X,Y,S,cout);
    parameter n = 8;
    input cin;
    input [n-1:0] X, Y;
    output [n-1:0] S;
    output cout;
    wire c;
    ripple_adder_4bit inst1(.cin(cin), .X(X[n/2 -1:0]), .Y(Y[n/2 -1:0]), .S(S[n/2 -1:0]), .cout(c));
```



```

wire [n/2-1:0] S0, S1;
wire cout0,cout1;
ripple_adder_4bit inst2(.cin(0), .X(X[n-1 :n/2]), .Y(Y[n-1 :n/2]), .S(S0[n/2-1:0]), .cout(cout0));
ripple_adder_4bit inst3(.cin(1), .X(X[n-1 :n/2]), .Y(Y[n-1 :n/2]), .S(S1[n/2-1:0]), .cout(cout1));
multiplexer2to1 inst4 (.X(S0), .Y(S1), .select(c), .OUT(S[n-1 :n/2]));
and i1(l1, ~c, cout0);
and i2(l2, c, cout1);
or i3(cout, l1,l2);
endmodule

```


2. TestBench

```


`timescale 1ns / 1ps
module select_adder_tb();
parameter n = 8;
reg cin;
reg [n-1:0] X, Y;
wire [n-1:0] S;
wire cout;
carry_select_adder uut(.cin(cin), .X(X), .Y(Y), .S(S), .cout(cout));
initial
begin
cin = 0; X = 51; Y = 17;
#10;
cin = 0; X = 71; Y = 10;
#10;
cin = 0; X = 255; Y = 1;
#10;
cin = 0; X = 255; Y = 10;
#10;
cin = 0; X = 255; Y = 256;
#10;
$finish();
end
Endmodule

```


3. Simulation Results



4. LUT Utilization and Power Information of Carry Select Adder



5. Working of Carry Select Adder



XDC File:

```
File Edit Flow Tools Reports Window Layout View Help Quick Access write_bitstream Complete
C:/Users/VENKAT/OneDrive/Documents/vivado_files/Labassignment4/Labassignment5/srcs/consts_1/new/ripple_adder_XDC.xdc
Source File Properties
Sources
1: set_property IOSTANDARD LVCMOS33 [get_ports {S[3]}]
2: set_property IOSTANDARD LVCMOS33 [get_ports {S[2]}]
3: set_property IOSTANDARD LVCMOS33 [get_ports {S[1]}]
4: set_property IOSTANDARD LVCMOS33 [get_ports {S[0]}]
5: set_property PACKAGE_PIN P1 [get_ports {S[3]}]
6: set_property PACKAGE_PIN N3 [get_ports {S[2]}]
7: set_property PACKAGE_PIN P3 [get_ports {S[1]}]
8: set_property PACKAGE_PIN U3 [get_ports {S[0]}]
9: set_property IOSTANDARD LVCMOS33 [get_ports cin]
10: set_property IOSTANDARD LVCMOS33 [get_ports cout]
11: set_property PACKAGE_PIN R2 [get_ports cin]
12: set_property PACKAGE_PIN L1 [get_ports cout]
13: set_property IOSTANDARD LVCMOS33 [get_ports {X[3]}]
14: set_property IOSTANDARD LVCMOS33 [get_ports {X[2]}]
15: set_property IOSTANDARD LVCMOS33 [get_ports {X[1]}]
16: set_property IOSTANDARD LVCMOS33 [get_ports {X[0]}]
17: set_property IOSTANDARD LVCMOS33 [get_ports {Y[3]}]
18: set_property IOSTANDARD LVCMOS33 [get_ports {Y[2]}]
19: set_property IOSTANDARD LVCMOS33 [get_ports {Y[1]}]
20: set_property IOSTANDARD LVCMOS33 [get_ports {Y[0]}]
21: set_property PACKAGE_PIN T1 [get_ports {X[3]}]
22: set_property PACKAGE_PIN U1 [get_ports {X[2]}]
23: set_property PACKAGE_PIN W2 [get_ports {X[1]}]
24: set_property PACKAGE_PIN R3 [get_ports {X[0]}]
25: set_property PACKAGE_PIN T2 [get_ports {Y[3]}]
26: set_property PACKAGE_PIN T3 [get_ports {Y[2]}]
27: set_property PACKAGE_PIN V2 [get_ports {Y[1]}]
28: set_property PACKAGE_PIN W13 [get_ports {Y[0]}]
29:
Tcl Console Messages Log Reports Design Runs Power DRC Timing
```

Observation:

The power consumption diagram shows that the Ripple carry adder consumes less power, followed by the select adder and lookahead adder in that order. This means ripple carry adder is better at power consumption than the rest.

Select adder takes more power than ripple adder as we use three ripple 4-bit adders instead of 1 8-bit ripple adder. But consuming more power makes it give quicker results than that of ripple adder.

In the lookahead adder, we evaluate multiple values for each k-value, which significantly increases power consumption.