SONY

Diagonal 6.3 mm (Type 1 / 2.9) CMOS solid-state Image Sensor with Square Pixel for Color Cameras

IMX273LQR-C

Pregius

Description

The IMX273LQR-C is a diagonal 6.3mm (Type 1 / 2.9) CMOS active pixel type solid-state image sensor with a square pixel array and 1.58 M effective pixels. This chip features a global shutter with variable charge-integration time. This chip operates with analog 3.3 V, digital 1.2 V, and interface 1.8 V triple power supply, and has low power consumption. High sensitivity, low dark current and low PLS characteristics are achieved. (Applications: FA cameras)

Features

- ◆ CMOS active pixel type dots
- Built-in timing adjustment circuit, H/V driver and serial communication circuit
- Global shutter function
- ◆ Input frequency 37.125 MHz / 74.25 MHz / 54 MHz
- ◆ Number of recommended recording pixels: 1440 (H) × 1080 (V) approx. 1.55 M pixels

Readout mode

All-pixel scan mode

Vertical / Horizontal 1 / 2 Subsampling mode

ROI mode

Vertical / Horizontal - Normal / Inverted readout mode

◆ Readout rate

Maximum frame rate in

All-pixel scan mode: 8 bit 276.0 frame/s, 10 bit: 226.5 frame/s, 12 bit: 165.9 frame/s

- ◆ Variable-speed shutter function (resolution 1 H units)
- ◆ 8-bit / 10-bit / 12-bit A/D converter
- ◆ CDS / PGA function

0 dB to 24 dB: Analog Gain (0.1 dB step)

24.1 dB to 48 dB: Analog Gain: 24 dB + Digital Gain: 0.1 dB to 24 dB (0.1 dB step)

♦ I/O interface

Low voltage LVDS (150 mVp-p) serial (2 ch / 4 ch / 8 ch switching) DDR output

- ◆ Recommended lens F number: 2.8 or more (Close side)
- ◆ Recommended exit pupil distance: -100 mm to -∞

Sony Semiconductor Solutions Corporation reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony Semiconductor Solutions Corporation cannot assume responsibility for any problems arising out of the use of these circuits.

1

Device Structure

◆ CMOS image sensor

◆ Image size

Diagonal 6.3 mm (Type 1 / 2.9) Approx. 1.58 M pixels All-pixel

◆ Total number of pixels

1456 (H) x 1098 (V) Approx. 1.60 M pixels

◆ Number of effective pixels

1456 (H) x 1088 (V) Approx. 1.58 M pixels

◆ Number of active pixels

1456 (H) x 1088 (V) Approx. 1.58 M pixels

◆ Number of recommended recording pixels

1440 (H) × 1080 (V) Approx. 1.56 M pixels All-pixel

◆ Unit cell size

 $3.45 \mu m (H) \times 3.45 \mu m (V)$

◆ Optical black

CHINA DAIRERNALUSE ONLY
CHINA DAIRERNALUSE ONLY Horizontal (H) direction: Front 0 pixels, rear 0 pixels Vertical (V) direction: Front 10 pixels, rear 0 pixels

◆ Substrate material Silicon

Absolute Maximum Ratings

Item	Symbol	Rating			Unit	Remarks
Supply voltage (Analog 3.3 V)	AV _{DD}	-0.3	to	+4.0	V	
Supply voltage (Interface 1.8 V)	OV_{DD}	-0.3	to	+3.3	V	
Supply voltage (Digital 1.2 V)	DV _{DD}	-0.3	to	+2.0	V	
Input voltage	VI	-0.3	to	OV _{DD} +0.3	V	Not exceed 3.3 V
Output voltage	VO	-0.3	to	OV _{DD} +0.3	V	Not exceed 3.3 V
Operating temperature	Topr	-30	to	+75	°C	
Storage temperature	Tstg	-40	to	+85	°C	
Performance guarantee temperature	Tspec	-10	to	+60	°C	

Recommended Operating Conditions

Item	Symbol	Min.	Тур.	Max.	Unit
Supply voltage (Analog 3.3 V)	AV _{DD}	3.15	3.30	3.45	V
Supply voltage (Interface 1.8 V)	OV _{DD}	1.70	1.80	1.90	V
Supply voltage (Digital 1.2 V)	DV _{DD}	1.10	1.20	1.30	V
CHINADA	Interna	luse			

USE RESTRICTION NOTICE

This USE RESTRICTION NOTICE ("Notice") is for customers who are considering or currently using the image sensor products ("Products") set forth in this specifications book. Sony Semiconductor Solutions Corporation ("SSS") may, at any time, modify this Notice which will be available to you in the latest specifications book for the Products. You should abide by the latest version of this Notice. If a SSS subsidiary or distributor has its own use restriction notice on the Products, such a use restriction notice will additionally apply between you and the subsidiary or distributor. You should consult a sales representative of the subsidiary or distributor of SSS on such a use restriction notice when you consider using the Products.

Use Restrictions

- The Products are intended for incorporation into such general electronic equipment as office products, communication products, measurement products, and home electronics products in accordance with the terms and conditions set forth in this specifications book and otherwise notified by SSS from time to time
- You should not use the Products for critical applications which may pose a life- or injury-threatening
 risk or are highly likely to cause significant property damage in the event of failure of the Products. You
 should consult your sales representative beforehand when you consider using the Products for such
 critical applications. In addition, you should not use the Products in weapon or military equipment.
- SSS disclaims and does not assume any liability and damages arising out of misuse, improper use, modification, use of the Products for the above-mentioned critical applications, weapon and military equipment, or any deviation from the requirements set forth in this specifications book.

Design for Safety

 SSS is making continuous efforts to further improve the quality and reliability of the Products; however, failure of a certain percentage of the Products is inevitable. Therefore, you should take sufficient care to ensure the safe design of your products such as component redundancy, anti-conflagration features, and features to prevent mis-operation in order to avoid accidents resulting in injury or death, fire or other social damage as a result of such failure.

Export Control

 If the Products are controlled items under the export control laws or regulations of various countries, approval may be required for the export of the Products under the said laws or regulations.
 You should be responsible for compliance with the said laws or regulations.

No License Implied

• The technical information shown in this specifications book is for your reference purposes only. The availability of this specifications book shall not be construed as giving any indication that SSS and its licensors will license any intellectual property rights in such information by any implication or otherwise. SSS will not assume responsibility for any problems in connection with your use of such information or for any infringement of third-party rights due to the same. It is therefore your sole legal and financial responsibility to resolve any such problems and infringement.

Governing Law

This Notice shall be governed by and construed in accordance with the laws of Japan, without reference
to principles of conflict of laws or choice of laws. All controversies and disputes arising out of or relating
to this Notice shall be submitted to the exclusive jurisdiction of the Tokyo District Court in Japan as the
court of first instance.

Other Applicable Terms and Conditions

The terms and conditions in the SSS additional specifications, which will be made available to you when
you order the Products, shall also be applicable to your use of the Products as well as to this
specifications book. You should review those terms and conditions when you consider purchasing
and/or using the Products.

General-0.0.9


CONTENTS

Description	1
Features	1
Device Structure	2
Absolute Maximum Ratings	3
Recommended Operating Conditions	3
USE RESTRICTION NOTICE	4
Chip Center and Optical Center	
Pixel Arrangement	8
Block Diagram and Pin Configuration	
Pin Description	11
Electrical Characteristics	14
DC Characteristics	
Power Consumption	
AC Characteristics	
Master Clock (INCK) Waveform Diagram	
XVS / XHS Input Characteristics in Slave Mode (XMASTER = High)	
XTRIG Input Characteristics in Slave Mode (XMASTER = High) only	
Serial Communication	17
DLCKP1 / DLCKM1, DLOPx1 / DLOMx1	19
I/O Equivalent Circuit Diagram	
Spectral Sensitivity Characteristics	21
Image Sensor Characteristics	
Zone Definition of Video Signal Shading	
Image Sensor Characteristics Measurement Method	23
Measurement Conditions	
Color Coding of Physical Pixel Array	23
Definition of standard imaging conditions	23
Setting Registers Using Serial Communication	
Description of Setting Registers (4-wire)	20
Register Communication Timing (4-wire)	20
Register Write and Read (4-wire)	
Description of Setting Registers (I ² C)	21
Register Communication Timing (I ² C)	29
I ² C Communication Protocol	30
I ² C Serial Communication Read/Write Operation	
Single Read from Random Location	
Single Read from Current Location	
Sequential Read Starting from Random Location	
Sequential Read Starting from Current Location	
Single Write to Random Location	
Sequential Write Starting from Random Location	
Register Map	
Chip ID = 02 (Write: Chip ID = 02h, Read: Chip ID = 82h, I ² C: 30**h)	35
Chip ID = 03 (Write: Chip ID = 03h, Read: Chip ID = 83h, I ² C: 31**h)	41
Chip ID = 04 (Write: Chip ID = 04h, Read: Chip ID = 84h, I ² C: 32**h)	42
Chip ID = 05 (Write: Chip ID = 05h, Read: Chip ID = 85h, I ² C: 33**h)	44
Chip ID = 06 (Write: Chip ID = 06h, Read: Chip ID = 86h, I ² C: 34**h)	45
Chip ID = 07 (Write: Chip ID = 07h, Read: Chip ID = 87h, I ² C: 35**h)	45
Chip ID = 08 (Write: Chip ID = 08h, Read: Chip ID = 88h, I ² C: 36**h)	
Chip ID = 09 (Write: Chip ID = 09h, Read: Chip ID = 89h, I ² C: 37**h)	
Chip ID = 0A (Write: Chip ID = 0Ah, Read: Chip ID = 8Ah, I ² C: 38**h)	
Chip ID = 0B (Write: Chip ID = 0Bh, Read: Chip ID = 8Bh, I ² C: 39**h)	
Chip ID = 0C (Write: Chip ID = 0Ch, Read: Chip ID = 8Ch, I ² C: 3A**h)	
Chip ID = 0D (Write: Chip ID = 0Dh, Read: Chip ID = 8Dh, I ² C: 3B**h)	
Chip ID = 0E (Write: Chip ID = 0Eh, Read: Chip ID = 8Eh, I ² C: 3C**h)	
Chip ID = 0F (Write: Chip ID = 0Fh, Read: Chip ID = 8Fh, I ² C: 3D**h)	
Chip ID = 10 (Write: Chip ID = 10h, Read: Chip ID = 90h, I^2C : 3F**h)	45


SONY

Chip ID = 11 (Write: Chip ID = 11h, Read: Chip ID = 91h, I^2 C: $3F^{**}h$)	
Chip ID = 12 (Write: Chip ID = 12h, Read: Chip ID = 92h, I ² C: 40**h)	45
Readout Drive Modes	46
Sync code	
List of Sync Code	
Sync Code Output Timing	
Image Data Output Format	
All-pixel scan	
ROI mode	
ROI Overlap mode	
Vertical / Horizontal 1/2 Subsampling mode	59
Description of Various Function	
Standby mode	
Slave Mode and Master Mode	
Gain Adjustment Function	
Black Level Adjustment Function	
Horizontal / Vertical Normal Operation and Inverted Operation	
Shutter and Integration Time Settings	
Global Shutter (Normal Mode) Operation	
Global Shutter (Sequential Trigger Mode) Operation	68
Global Shutter (Fast Trigger Mode) Operation	
Mode Transitions of Global Shutter Operation	
Pulse Output Function	73
Signal Output	
Output Pin Settings	75
Output Pin Bit Width Selection	
Output Signal Range	
Register Hold Setting	
Mode Transition	
Other Function	
Extension Function	
Power-on and Power-off Sequence	82
Power-on sequence	
Power-off Sequence	
Sensor Setting Flow	84
Setting Flow in Sensor Slave Mode	84
Setting Flow in Sensor Master Mode	85
Peripheral Circuit	
Analog Power Pins	
Digital Power Pins	
Analog Other Pins	
Digital I/O Pins	
Output pins	
Spot Pixel Specifications	
Sport Pixel Zone Definition	
Notice on White Pixels Specifications	
Measurement Method for Spot Pixels	
Spot Pixel Pattern Specification	
Marking	
Notes On Handling	
Package Outline	
List of Trademark Logos and Definition Statements	99

Chip Center and Optical Center




Pixel Arrangement




Block Diagram and Pin Configuration

(Top View)



Block Diagram



Pin Configuration

Pin Description

1	No.	Pin No.	I/O	Analog / Digital	Symbol	Description
3	1	A1	_	_	N.C.	_
A A5 Power A PVLM 1.2 V power supply	2	A3	_	_	N.C.	_
5 A6 Power A VDDHRST 3.3 V power supply 7 A8 I A VRLOFG Connect to VCPt 8 A9 I A VRLOFG Connect to VCPt 8 A9 I A VRLOFG Connect to VCPt 9 A10 Power A VDDHSEL 3.3 V power supply 10 A11 Power A VDDHSEL 3.3 V power supply 11 A13 — A VDDHTM 3.3 V power supply 11 A13 — A VDDHTM 3.3 V power supply 12 B3 OND A VSSHAN 3.3 V GND 14 B5 GND A VSSHAN 3.3 V GND 15 B6 GND A VSSHAN 3.3 V GND 16 B7 Power A VDDHTRS 3.3 V power supply 17 B8 I A VRLTRX Connect to VCP1	3	A4	Power	Α	VDDHAN	3.3 V power supply
6 A7 Power A VDDHOFG 3.3 V power supply 7 A8 A	4	A5	Power	Α	PVLM	1.2 V power supply
7	5	A6	Power	Α	VDDHRST	3.3 V power supply
8	6	A7	Power	Α	VDDHOFG	3.3 V power supply
9	7	A8	I	Α	VRLOFG	Connect to VCP1
10	8	A9	I	Α	VRLSEL	Connect to VCP1
11	9	A10	Power	Α	VDDHSEL	3.3 V power supply
12	10	A11	Power	Α	VDDHTM1	3.3 V power supply
13	11	A13	_	_	N.C.	_
14	12	В3	GND	Α	VSSHAN	3.3 V GND
15	13	B4	GND	Α	VSSHAN	3.3 V GND
16 B7 Power A VDDHTRX 3.3 V power supply	14	B5	GND	Α	VSSHPX	3.3 V GND
17	15	B6	GND	Α	VRLRST	3.3 V GND
18	16	B7	Power	Α	VDDHTRX	3.3 V power supply
19	17	B8	I	Α	VRLTRX	Connect to VCP1
20	18	B9	I	Α	VRLTRG	Connect to VCP2
20		B10	Power	Α	VDDHTRG	3.3 V power supply
22	20	B11	GND	Α	VSSHTM1	3.3 V GND
22	21	C1	Power	D	VDDLCN	1.2 V power supply
23	22		GND	D	VSSLCN	
24 C4 — N.C. — N.C. — N.C. — 26 C6 — — N.C. — — — 27 C7 GND A VSSHPX 3.3 V GND —	23			Α		
25			_			
26			_	_		<u> </u>
27			_	_		_
28 C8 O A VCP1 Connect to VRLSEL, VRLTRX, VRLOFG (Connect to 4.7μF × 2 to GND) 29 C9 O A VCP2 Connect to VRLTRG (Connect to 4.7μF × 2 to GND) 30 C10 GND A VRLGND 3.3 V GND 31 C11 GND A VRLWSS 3.3 V GND 32 C12 GND D VSSLCN 1.2 V GND 33 C13 Power D VDDLSC 1.2 V power supply 34 D1 Power D VDDLSC 1.2 V power supply 35 D2 GND D VSSLSC 1.2 V Power supply 36 D3 Power D VDDLSC 1.2 V GND 36 D3 Power D VDDLSC 1.2 V GND 37 D4 GND A VSSHPX 3.3 V GND 38 D5 GND A VSSHPX 3.3 V GND 40 D7 GND A VSSHPX			GND	Α		3.3 V GND
28 C8 O A VCP2 Connect to VRLTRG (Connect to 4.7µF × 2 to GND) 30 C10 GND A VRLGND 3.3 V GND 31 C11 GND A VRLWSS 3.3 V GND 32 C12 GND D VSSLCN 1.2 V DND 33 C13 Power D VDDLCN 1.2 V power supply 34 D1 Power D VDDLSC 1.2 V power supply 35 D2 GND D VSSLSC 1.2 V GND 36 D3 Power D VDDLSC 1.2 V GND 36 D3 Power D VDDMIO 1.8 V power supply 37 D4 GND A VSSHCM 3.3 V GND 38 D5 GND A VSSHCM 3.3 V GND 39 D6 GND A VSSHCM 3.3 V GND 41 D8 GND A VSSHCM 3.3 V GND <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td></td<>						
30	28	C8	O	Α	VCP1	
31	29	C9	0	Α	VCP2	Connect to VRLTRG (Connect to 4.7µF × 2 to GND)
32	30	C10	GND	Α	VRLGND	3.3 V GND
33	31	C11	GND	A	VRLWSS	3.3 V GND
34 D1 Power D VDDLSC 1.2 V power supply 35 D2 GND D VSSLSC 1.2 V GND 36 D3 Power D VDDMIO 1.8 V power supply 37 D4 GND A VSSHPX 3.3 V GND 38 D5 GND A VSSHCM 3.3 V GND 39 D6 GND A VSSHCM 3.3 V GND 40 D7 GND A VSSHCM 3.3 V GND 41 D8 GND A VSSHCM 3.3 V GND 42 D9 GND A VSSHCM 3.3 V GND 43 D10 GND A VSSHPX 3.3 V GND 44 D11 GND A VSSHPX 3.3 V GND 45 D12 GND D VSSLSC 1.2 V GND 47 E1 O D TOUT1 Pulse1 output pin 48 E2 — </td <td>32</td> <td>C12</td> <td>GND</td> <td>D</td> <td>VSSLCN</td> <td>1.2 V GND</td>	32	C12	GND	D	VSSLCN	1.2 V GND
35	33	C13	Power	D	VDDLCN	1.2 V power supply
36 D3 Power D VDDMIO 1.8 V power supply 37 D4 GND A VSSHPX 3.3 V GND 38 D5 GND A VSSHCM 3.3 V GND 39 D6 GND A VSSHCM 3.3 V GND 40 D7 GND A VSSHCM 3.3 V GND 41 D8 GND A VSSHCM 3.3 V GND 42 D9 GND A VSSHCM 3.3 V GND 43 D10 GND A VSSHPX 3.3 V GND 44 D11 GND A VSSHPX 3.3 V GND 44 D11 GND A VSSHPX 3.3 V GND 44 D11 GND A VSSHPX 3.3 V GND 45 D12 GND D VSSLSC 1.2 V GND 46 D13 Power D VDDLSC 1.2 V power supply 47 E1 O <td>34</td> <td>D1</td> <td>Power</td> <td>D</td> <td>VDDLSC</td> <td>1.2 V power supply</td>	34	D1	Power	D	VDDLSC	1.2 V power supply
37 D4 GND A VSSHPX 3.3 V GND 38 D5 GND A VSSHCM 3.3 V GND 39 D6 GND A VSSHCM 3.3 V GND 40 D7 GND A VSSHPX 3.3 V GND 41 D8 GND A VSSHCM 3.3 V GND 42 D9 GND A VSSHPX 3.3 V GND 43 D10 GND A VSSHPX 3.3 V GND 44 D11 GND A VSSHPX 3.3 V GND 45 D12 GND D VSSLSC 1.2 V GND 46 D13 Power D VDDLSC 1.2 V power supply 47 E1 O D TOUT1 Pulse1 output pin 48 E2 — — N.C. — 50 E4 Power A VDDHPX 3.3 V power supply 51 E5 Power	35	D2	GND	D	VSSLSC	1.2 V GND
38 D5 GND A VSSHCM 3.3 V GND 39 D6 GND A VSSHCM 3.3 V GND 40 D7 GND A VSSHCM 3.3 V GND 41 D8 GND A VSSHCM 3.3 V GND 42 D9 GND A VSSHCM 3.3 V GND 43 D10 GND A VSSHPX 3.3 V GND 44 D11 GND A VSSHPX 3.3 V GND 45 D12 GND D VSSLSC 1.2 V GND 46 D13 Power D VDDLSC 1.2 V power supply 47 E1 O D TOUT1 Pulse1 output pin 48 E2 — — N.C. — 50 E4 Power A VDDHPX 3.3 V power supply 51 E5 Power A VDDHCM 3.3 V power supply 53 E7 Pow	36	D3	Power	D	VDDMIO	1.8 V power supply
39 D6 GND A VSSHCM 3.3 V GND 40 D7 GND A VSSHPX 3.3 V GND 41 D8 GND A VSSHCM 3.3 V GND 42 D9 GND A VSSHCM 3.3 V GND 43 D10 GND A VSSHPX 3.3 V GND 44 D11 GND A VSSHPX 3.3 V GND 45 D12 GND D VSSLSC 1.2 V GND 46 D13 Power D VDDLSC 1.2 V gone supply 47 E1 O D TOUT1 Pulse1 output pin 48 E2 — — N.C. — 49 E3 — — N.C. — 50 E4 Power A VDDHCB 1.2 V power supply 51 E5 Power A VDDHCM 3.3 V power supply 53 E7 Power	37	D4	GND	Α	VSSHPX	3.3 V GND
40 D7 GND A VSSHPX 3.3 V GND 41 D8 GND A VSSHCM 3.3 V GND 42 D9 GND A VSSHCM 3.3 V GND 43 D10 GND A VSSHPX 3.3 V GND 44 D11 GND A VSSHPX 3.3 V GND 45 D12 GND D VSSLSC 1.2 V GND 46 D13 Power D VDDLSC 1.2 V power supply 47 E1 O D TOUT1 Pulse1 output pin 48 E2 — — N.C. — 49 E3 — — N.C. — 50 E4 Power A VDDHPX 3.3 V power supply 51 E5 Power A VDDHCM 3.3 V power supply 52 E6 Power A VDDLCB 1.2 V power supply 54 E8 Powe	38	D5	GND	Α	VSSHCM	3.3 V GND
41 D8 GND A VSSHCM 3.3 V GND 42 D9 GND A VSSHCM 3.3 V GND 43 D10 GND A VSSHPX 3.3 V GND 44 D11 GND A VSSHPX 3.3 V GND 45 D12 GND D VSSLSC 1.2 V GND 46 D13 Power D VDDLSC 1.2 V power supply 47 E1 O D TOUT1 Pulse1 output pin 48 E2 — — N.C. — 49 E3 — — N.C. — 50 E4 Power A VDDHPX 3.3 V power supply 51 E5 Power A VDDHCM 3.3 V power supply 52 E6 Power A VDDHCM 3.3 V power supply 54 E8 Power A VDDLCB 1.2 V power supply 55 E9	39	D6	GND	Α	VSSHCM	3.3 V GND
42 D9 GND A VSSHCM 3.3 V GND 43 D10 GND A VSSHPX 3.3 V GND 44 D11 GND A VSSHPX 3.3 V GND 45 D12 GND D VSSLSC 1.2 V GND 46 D13 Power D VDDLSC 1.2 V power supply 47 E1 O D TOUT1 Pulse1 output pin 48 E2 — — N.C. — 49 E3 — — N.C. — 50 E4 Power A VDDHPX 3.3 V power supply 51 E5 Power A VDDLCB 1.2 V power supply 52 E6 Power A VDDSUB 3.3 V power supply 53 E7 Power A VDDLCB 1.2 V power supply 54 E8 Power A VDDHCM 3.3 V power supply 56 E1	40	D7	GND	Α	VSSHPX	3.3 V GND
43 D10 GND A VSSHPX 3.3 V GND 44 D11 GND A VSSHPX 3.3 V GND 45 D12 GND D VSSLSC 1.2 V gND 46 D13 Power D VDDLSC 1.2 V power supply 47 E1 O D TOUT1 Pulse1 output pin 48 E2 — — N.C. — 49 E3 — — N.C. — 50 E4 Power A VDDHPX 3.3 V power supply 51 E5 Power A VDDLCB 1.2 V power supply 52 E6 Power A VDDSUB 3.3 V power supply 53 E7 Power A VDDLCB 1.2 V power supply 54 E8 Power A VDDHCM 3.3 V power supply 55 E9 Power A VDDHCM 3.3 V power supply 56	41	D8	GND	Α	VSSHCM	3.3 V GND
44 D11 GND A VSSHPX 3.3 V GND 45 D12 GND D VSSLSC 1.2 V gover supply 46 D13 Power D VDDLSC 1.2 V power supply 47 E1 O D TOUT1 Pulse1 output pin 48 E2 — N.C. — 49 E3 — N.C. — 50 E4 Power A VDDHPX 3.3 V power supply 51 E5 Power A VDDLCB 1.2 V power supply 52 E6 Power A VDDSUB 3.3 V power supply 53 E7 Power A VDDLCB 1.2 V power supply 54 E8 Power A VDDLCB 1.2 V power supply 55 E9 Power A VDDHCM 3.3 V power supply 56 E10 Power A VDDHPX 3.3 V power supply 57 E11	42	D9	GND	Α	VSSHCM	3.3 V GND
44 D11 GND A VSSHPX 3.3 V GND 45 D12 GND D VSSLSC 1.2 V gover supply 46 D13 Power D VDDLSC 1.2 V power supply 47 E1 O D TOUT1 Pulse1 output pin 48 E2 — N.C. — 49 E3 — N.C. — 50 E4 Power A VDDHPX 3.3 V power supply 51 E5 Power A VDDLCB 1.2 V power supply 52 E6 Power A VDDSUB 3.3 V power supply 53 E7 Power A VDDLCB 1.2 V power supply 54 E8 Power A VDDLCB 1.2 V power supply 55 E9 Power A VDDHCM 3.3 V power supply 56 E10 Power A VDDHPX 3.3 V power supply 57 E11	43	D10	GND	Α	VSSHPX	3.3 V GND
45 D12 GND D VSSLSC 1.2 V GND 46 D13 Power D VDDLSC 1.2 V power supply 47 E1 O D TOUT1 Pulse1 output pin 48 E2 — — N.C. — 49 E3 — — N.C. — 50 E4 Power A VDDHPX 3.3 V power supply 51 E5 Power A VDDLCB 1.2 V power supply 52 E6 Power A VDDSUB 3.3 V power supply 53 E7 Power A VDDLCB 1.2 V power supply 54 E8 Power A VDDLCB 1.2 V power supply 55 E9 Power A VDDHCM 3.3 V power supply 56 E10 Power A VDDHPX 3.3 V power supply 57 E11 — — N.C. — 58		D11	GND		VSSHPX	
46 D13 Power D VDDLSC 1.2 V power supply 47 E1 O D TOUT1 Pulse1 output pin 48 E2 — — N.C. — 49 E3 — — N.C. — 50 E4 Power A VDDHPX 3.3 V power supply 51 E5 Power A VDDLCB 1.2 V power supply 52 E6 Power A VDDSUB 3.3 V power supply 53 E7 Power A VDDLCB 1.2 V power supply 54 E8 Power A VDDLCB 1.2 V power supply 55 E9 Power A VDDHCM 3.3 V power supply 56 E10 Power A VDDHPX 3.3 V power supply 57 E11 — — N.C. — 58 E12 GND A VSSH 3.3 V GND	45	D12	GND		VSSLSC	
47 E1 O D TOUT1 Pulse1 output pin 48 E2 — — N.C. — 49 E3 — — N.C. — 50 E4 Power A VDDHPX 3.3 V power supply 51 E5 Power A VDDLCB 1.2 V power supply 52 E6 Power A VDDSUB 3.3 V power supply 53 E7 Power A VDLCB 1.2 V power supply 54 E8 Power A VDDHCB 1.2 V power supply 55 E9 Power A VDDHCM 3.3 V power supply 56 E10 Power A VDDHPX 3.3 V power supply 57 E11 — — N.C. — 58 E12 GND A VSSH 3.3 V GND	46	D13				
48 E2 — N.C. — 49 E3 — N.C. — 50 E4 Power A VDDHPX 3.3 V power supply 51 E5 Power A VDDLCB 1.2 V power supply 52 E6 Power A VDDSUB 3.3 V power supply 53 E7 Power A VDDLCB 1.2 V power supply 54 E8 Power A VDDHCB 1.2 V power supply 55 E9 Power A VDDHCM 3.3 V power supply 56 E10 Power A VDDHPX 3.3 V power supply 57 E11 — N.C. — 58 E12 GND A VSSH 3.3 V GND	47	E1	0		TOUT1	Pulse1 output pin
49 E3 — N.C. — 50 E4 Power A VDDHPX 3.3 V power supply 51 E5 Power A VDDLCB 1.2 V power supply 52 E6 Power A VDDHCM 3.3 V power supply 53 E7 Power A VDDSUB 3.3 V power supply 54 E8 Power A VDDLCB 1.2 V power supply 55 E9 Power A VDDHCM 3.3 V power supply 56 E10 Power A VDDHPX 3.3 V power supply 57 E11 — N.C. — 58 E12 GND A VSSH 3.3 V GND	48	E2	_	_	N.C.	_
50 E4 Power A VDDHPX 3.3 V power supply 51 E5 Power A VDDLCB 1.2 V power supply 52 E6 Power A VDDHCM 3.3 V power supply 53 E7 Power A VDDSUB 3.3 V power supply 54 E8 Power A VDDLCB 1.2 V power supply 55 E9 Power A VDDHCM 3.3 V power supply 56 E10 Power A VDDHPX 3.3 V power supply 57 E11 — N.C. — 58 E12 GND A VSSH 3.3 V GND	49	E3		_		_
51 E5 Power A VDDLCB 1.2 V power supply 52 E6 Power A VDDHCM 3.3 V power supply 53 E7 Power A VDDSUB 3.3 V power supply 54 E8 Power A VDDLCB 1.2 V power supply 55 E9 Power A VDDHCM 3.3 V power supply 56 E10 Power A VDDHPX 3.3 V power supply 57 E11 — N.C. — 58 E12 GND A VSSH 3.3 V GND			Power	Α		3.3 V power supply
52 E6 Power A VDDHCM 3.3 V power supply 53 E7 Power A VDDSUB 3.3 V power supply 54 E8 Power A VDDLCB 1.2 V power supply 55 E9 Power A VDDHCM 3.3 V power supply 56 E10 Power A VDDHPX 3.3 V power supply 57 E11 — N.C. — 58 E12 GND A VSSH 3.3 V GND	51	E5				
53 E7 Power A VDDSUB 3.3 V power supply 54 E8 Power A VDDLCB 1.2 V power supply 55 E9 Power A VDDHCM 3.3 V power supply 56 E10 Power A VDDHPX 3.3 V power supply 57 E11 — N.C. — 58 E12 GND A VSSH 3.3 V GND			Power			1 117
54 E8 Power A VDDLCB 1.2 V power supply 55 E9 Power A VDDHCM 3.3 V power supply 56 E10 Power A VDDHPX 3.3 V power supply 57 E11 — N.C. — 58 E12 GND A VSSH 3.3 V GND		E6	I OWCI			1 11 /
55 E9 Power A VDDHCM 3.3 V power supply 56 E10 Power A VDDHPX 3.3 V power supply 57 E11 — N.C. — 58 E12 GND A VSSH 3.3 V GND	52			Α	VDDSUB	1 3.3 v power suppry
56 E10 Power A VDDHPX 3.3 V power supply 57 E11 — N.C. — 58 E12 GND A VSSH 3.3 V GND	52 53	E7	Power			, , , ,
57 E11 — — N.C. — 58 E12 GND A VSSH 3.3 V GND	52 53 54	E7 E8	Power Power	Α	VDDLCB	1.2 V power supply
58 E12 GND A VSSH 3.3 V GND	52 53 54 55	E7 E8 E9	Power Power Power	A A	VDDLCB VDDHCM	1.2 V power supply 3.3 V power supply
	52 53 54 55 56	E7 E8 E9 E10	Power Power Power	A A	VDDLCB VDDHCM VDDHPX	1.2 V power supply 3.3 V power supply
	52 53 54 55 56 57	E7 E8 E9 E10 E11	Power Power Power Power —	A A A —	VDDLCB VDDHCM VDDHPX N.C.	1.2 V power supply 3.3 V power supply 3.3 V power supply —

			Analog		
No.	Pin No.	I/O	/ Digital	Symbol	Description
60	F1	0	D	TOUT0	Pulse0 output pin
61	F2	0	D	TOUT2	Pulse2 output pin
62	F3	_	_	N.C.	_
63	F4	Power	Α	VDDHCP1	3.3 V power supply
64	F10	_	_	N.C.	<u> </u>
65	F11	_	_	N.C.	_
66	F12	GND	D	VSSLSC	1.2 V GND
67	F13	Power	D	VDDMIO	1.8 V power supply
68	G1	I	D	XCLR	System clear (Normal : High, Clear : Low)
69	G2	I	D	XMASTER	Master / Slave select (Slave Mode : High, Master Mode : Low)
70	G3	1	D	SLAMODE	Slave address select (37 : High, 36 : Low, 1A : both polarities)
71	G4	GND	Α	VSSHCP1	3.3 V GND
72	G10	_	_	N.C.	_
73	G11	_	_	N.C.	_
74	G12	GND	D	VSSLCN	1.2 V GND
75	G13	Power	D	VDDLCN	1.2 V power supply
76	H1	1	D	XCE	4-wire : Serial communication I/F XCE pin I ² C : Fixed to High
77	H2	I/O	D	XHS	Horizontal sync signal
78	НЗ	0	D	SDO	4-wire: Serial communication I/F SDO pin I ² C: OPEN
79	H4	_	_	N.C.	_
80	H10	_	_	N.C.	_
81	H11			N.C.	_
82	H12	GND	D	VSSLSC	1.2 V GND
83	H13	Power	D	VDDLSC	1.2 V power supply
84	J1	I/O	D	XVS	Vertical sync signal
85	J2	ı	D	XTRIG	Trigger input
86	J3	1	D	SCK / SCL	4-wire: Serial communication I/F SCK pin I*C: Serial clock line
87	J4	Power	Α	VDDHPX	3.3 V power supply
88	J5	Power	Α	VDDLCB	1.2 V power supply
89	J6	Power	A	VDDHCM	3.3 V power supply
90	J7		- 0	N.C.	_
91	J8	Power	A	VDDLCB	1.2 V power supply
92	J9	Power	A	VDDHCM	3.3 V power supply
93 94	J10 J11	Power	A	VDDHPX	3.3 V power supply
95	J12	GND		N.C. VSSLSC	
96	J12	GND	D D	INCK	Maser clock input
97	K1	Power	D	VDDLSC	1.2 V power supply
98	K1	GND	D	VSSLSC	1.2 V GND
99	K3	1/0	D	SDI / SDA	4-wire : Serial communication I/F SDI pin I ² C : Serial data line
100	K4	GND	Α	VSSHPX	3.3 V GND
101	K5	GND	A	VSSHCM	3.3 V GND
102	K6	GND	A	VSSHCM	3.3 V GND
103	K7		_	N.C.	_
104	K8	GND	Α	VSSHCM	3.3 V GND
105	K9	GND	Α	VSSHCM	3.3 V GND
106	K10	GND	Α	VSSHPX	3.3 V GND
107	K11	Power	D	VDDLIO	1.2 V power supply
108	K12		_	N.C.	
109	K13	_	_	N.C.	_

No.	Pin No.	I/O	Analog / Digital	Symbol	Description
110	L1	Power	D	VDDLCN	1.2 V power supply
111	L2	GND	D	VSSLCN	1.2 V GND
112	L3	GND	D	VSSMIF	1.8 V GND
113	L4	Power	D	VDDMIF	1.8 V power supply
114	L5	GND	D	VSSMIF	1.8 V GND
115	L6	Power	D	VDDMIF	1.8 V power supply
116	L7	GND	D	VSSLPA	1.2 V GND
117	L8	Power	D	VDDLPA	1.2 V power supply
118	L9	GND	D	VSSMIF	1.8 V GND
119	L10	GND	D	VSSMIF	1.8 V GND
120	L11	GND	D	VSSLSC	1.2 V GND
121	L12	_	_	N.C.	_
122	L13	_	_	N.C.	_
123	M3	0	D	DLOPA1	Low boltage LVDS serial output (Data)
124	M4	0	D	DLOPB1	Low boltage LVDS serial output (Data)
125	M5	0	D	DLOPC1	Low boltage LVDS serial output (Data)
126	M6	0	D	DLOPD1	Low boltage LVDS serial output (Data)
127	M7	0	D	DLCKP1	Low boltage LVDS serial output (Clock)
128	M8	0	D	DLOPE1	Low boltage LVDS serial output (Data)
129	M9	0	D	DLOPF1	Low boltage LVDS serial output (Data)
130	M10	0	D	DLOPG1	Low boltage LVDS serial output (Data)
131	M11	0	D	DLOPH1	Low boltage LVDS serial output (Data)
132	N1	_	_	N.C.	
133	N3	0	D	DLOMA1	Low boltage LVDS serial output (Data)
134	N4	0	D	DLOMB1	Low boltage LVDS serial output (Data)
135	N5	0	D	DLOMC1	Low boltage LVDS serial output (Data)
136	N6	0	D	DLOMD1	Low boltage LVDS serial output (Data)
137	N7	0	D	DLCKM1	Low boltage LVDS serial output (Clock)
138	N8	0	D	DLOME1	Low boltage LVDS serial output (Data)
139	N9	0	D	DLOMF1	Low boltage LVDS serial output (Data)
140	N10	0	D	DLOMG1	Low boltage LVDS serial output (Data)
141	N11	0	D	DLOMH1	Low boltage LVDS serial output (Data)
142	N13	_	_	N.C.	_


^{*} N.C. pins in the table above should be left open on the board.

Electrical Characteristics

DC Characteristics

Ite	Item		Symbol	Conditions	Min.	Тур.	Max.	Unit
	Analog	V _{DD} Hx	AV _{DD}	_	3.15	3.30	3.45	V
Supply voltage	Interface	V _{DD} Mx	OV _{DD}	_	1.70	1.80	1.90	V
	Digital	V _{DD} Lx	DV _{DD}	_	1.10	1.20	1.30	V
,		XHS XVS XCLR INCK	VIH		0.8 × OV _{DD}	_	_	V
Digital input vo	gital input voltage		VIL	XVS / XHS in Slave mode	1/1/2	• –	0.2 × OV _{DD}	V
		DLOPx1 DLOMx1 DCKP1	VCM	Low voltage LVDS		OV _{DD} /2	_	mV
District and			VOD	(termination resistance: 100 Ω)	100	150	210	mV
Digital output voltage		XHS XVS	VOH	XVS / XHS	OV _{DD} -0.4	_	_	V
		SDO TOUT1 TOUT2	VOL	in Master mode	_	_	0.4	V





Power Consumption

Item	Pins	Symbol	Тур.	Max.	Unit
Operating current	V _{DD} H IAV _{DD}		125	200	mA
Serial LVDS 8 ch	$V_{DD}M$	IOV _{DD}	20	35	mA
12 bit 165.9 frame/s	$V_{DD}L$	IDV _{DD}	125 200 mA 20 35 mA 130 185 mA — 0.6 mA — 0.5 mA	mA	
	$V_{DD}H$	IAV _{DD} _STB	_	0.6	mA
Standby current	$V_{DD}M$	IOV _{DD} _STB	_	0.5	mA
	V _{DD} L	IDV _{DD} _STB	_	20	mA

Operating current:

(Typical value condition) : Supply voltage: 3.30 V / 1.80 V / 1.20 V, Tj = $25 ^{\circ}\text{C}$ (Maximum value condition) : Supply voltage: 3.45 V / 1.90 V / 1.30 V, Tj = $60 ^{\circ}\text{C}$

Worst state of internal circuit operating current consumption.


Standby current:

(Maximum value condition) : Supply voltage: 3.45 V / 1.90 V / 1.30 V, Tj = $60 ^{\circ}$ C, INCK = 0 V,

The device in the light-obstructed state.

AC Characteristics


Master Clock (INCK) Waveform Diagram



Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
INCK clock frequency	f _{INCK}	f _{INCK} × 0.96	f _{INCK}	f _{INCK} × 1.02	MHz	f _{INCK} = 37.125 MHz, 74.25 MHz, 54 MHz
INCK Low level pulse width	t _{WLINCK}	4	_	7/1/2	ns	
INCK High level pulse width	t _{WHINCK}	4	-	<u> </u>	ns	
INCK clock duty	_	45.0	50.0	55.0	%	Define with 0.5 × OV _{DD}
*The INCK fluctuation affects	s the frame	rate.	aluse	O.		

^{*}The INCK fluctuation affects the frame rate.


XVS / XHS Input Characteristics in Slave Mode (XMASTER = High)



Item	Symbol	Min.	Тур.	Max.	Unit
XHS Low level pulse width	twlxHS	4/finck	_	_	ns
XHS High level pulse width	twnxns	4/finck	-01	_	ns
XVS - XHS fall width	t _{HFDLY}	1/f _{INCK}	1FI	_	ns
XHS - XVS rise width	tvrdly	1/finck	Q n-	_	ns

Synchronization cannot be performed from XVS and XHS signal in mater mode. Detect the sync code.

XTRIG Input Characteristics in Slave Mode (XMASTER = High) only




Item	Symbol	Min.	Тур.	Max.	Unit
XTRIG fall - XHS fall width	t _{TGHDLYF}	10	_	HMAX-10	INCK
XTRIG rise - XHS fall width	t _{TGHDLYR}	10	_	HMAX-10	INCK




Serial Communication

4-wire



Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
SCK clock frequency	f _{SCK}	✓ – ✓	_	13.5	MHz	
XCLR Low level pulse width	twlxclr	4/f _{INCK}			ns	
INCK effective margin	teninck	1		_	μs	
XCE effective margin	tenxce	20	_	_	μs	
XCE input setup time	t _{SUXCE}	20	_	_	ns	
XCE input hold time	thdxce	20		1	ns	
XCE High level pulse width	twhxce	20	_	_	ns	
SDI input setup time	tsuspi	10	_	_	ns	
SDI input hold time	thospi	10	_	_	ns	
SDO output delay time	tolsdo	0	_	25	ns	Output load capacitance: 20 pF

 I^2C



I²C Specification


Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Low level input voltage	V _{IL}	-0.3	_	0.3 × OV _{DD}	V	
High level input voltage	V _{IH}	0.7 × OV _{DD}	_	1.9	V	
Low level output voltage	V _{OL}	0	_	$0.2 \times OV_{DD}$	V	OV _{DD} < 2 V, Sink 3 mA
High level output voltage	V _{OH}	0.8 × OV _{DD}	_	//-	V	
Output fall time	tof	_	£	250	ns	Load 10 pF - 400 pF, $0.7 \times OV_{DD} - 0.3 \times OV_{DD}$
Input current	li	-10	X	10	μΑ	$0.1 \times OV_{DD} - 0.9 \times OV_{DD}$
Capacitance for SCK (/SCL) , SDI (/SDA)	Ci	.Ca		10	pF	

I²C AC Characteristics

Item	Symbol	Min.	Тур.	Max.	Unit
SCL clock frequency	f _{SCL}	0		400	kHz
Hold time (Start Condition)	t _{HDSTA}	0.6		_	μs
Low period of the SCL clock	t _{LOW}	1.3		_	μs
High period of the SCL clock	t _{HIGH}	0.6			μs
Set-up time (Repeated Start Condition)	t _{SUSTA}	0.6			μs
Data hold time	t _{HDDAT}	0		0.9	μs
Data set-up time	t _{SUDAT}	100			ns
Rise time of both SDA and SCL signals	t _R	_	_	300	ns
Fall time of both SDA and SCL signals	t _F	_	_	300	ns
Set-up time (Stop Condition)	t _{susto}	0.6	_	_	μs
Bus free time between a Stop and Start Condition	t _{BUF}	1.3	_	_	μs

SONY

DLCKP1 / DLCKM1, DLOPx1 / DLOMx1



(Output load capacitance: 8 pF)

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
DLCK clock duty	_	40	50	60	%	DCK freq = 297 MHz (Max.)
DLO setup time	tsudo	400	9-0	<u> </u>	ps	Data Rate 297 MHz DDR
DLO hold time	t _{HDDO}	400		_	ps	Data Rate 297 MHz DDR
CHIR	ADA	Interv				

I/O Equivalent Circuit Diagram

☐ : External pin

Symbol	Equivalent circuit	Symbol	Equivalent circuit
INCK	TIT VSSMx	XVS XHS	Digital VSSMx
XCLR XCE XMASTER XTRIG SLAMODE	Digital input VSSMx	SDI / SDA SCK / SCL	Digital 1/0 The second
SDO	Digital output VSSMx		
VCP1 VCP2	Analog Vo	VRLOFG VRLTRX VRLSEL VRLTRG	Analog I/O VSSHx
VBGR	Analog VSSHx	DLOPx1 DLOMx1 DCKP1 DCKM1 x: A to H	Data output VSSMx

Spectral Sensitivity Characteristics

(Excludes lens characteristics and light source characteristics.)





Image Sensor Characteristics

Item		Symbol	Min.	Тур.	Max.	Unit	Measurement method	Remarks
Sensitivity		S	3967 (970)	4687 (1146)	_	Digit (mV)	1	1/30 s storage
Consitivity ratio	R/G	RG	0.47	_	0.62	_	2	
Sensitivity ratio	B/G	BG	0.29	-	0.44	_	2	
Saturation signal		Vsat2D	4094 (1001*1)	-	-	Digit (mV)	3	Zone 0 to II'
Video signal shading		SH01	_	_	20	%	4	Zone 0, I
video signai shadi	rig	SH2D	-	-	25	%	4	Zone 0 to II'
Dark signal		Vdt	_	_	0.78 (0.19)	Digit (mV)	5	1/30 s storage
Dark signal shading		ΔVdt			1.02 (0.25)	Digit (mV)	6	1/30 s storage
PLS (Parasitic Light Sensitivity)		Sm	_	_	-93.9	dB	7	Zone II'

- Note) 1. Converted value into mV using 1Digit = 0.2445 mV for 12-bit output, 1Digit = 0.9779 mV for 10-bit output and 1Digit = 0.9779 mV for 8-bit output.
 - 2. The video signal shading is the measured value in the wafer status and does not include characteristics of the seal glass.

Zone Definition of Video Signal Shading



^{*1} In case of 8 bit, Vsat2D becomes 1/4 of it at 12 bit.

Image Sensor Characteristics Measurement Method

Measurement Conditions

In the following measurements, the device drive conditions are at the typical values of the bias conditions and clock voltage conditions.

In the following measurements, spot pixels are excluded and, unless otherwise specified, the optical black (OB) level is used as the reference for the signal output, which is taken as the value of the signal output of the measurement system.

Color Coding of Physical Pixel Array

The primary color filters of this image sensor are arranged in the layout shown in the figure below. Gr and Gb represent the G signal on the same line as the R and B signals, respectively. The Gb signal and B signal lines and the R signal and Gr signal lines are output successively.

Gb	В	Gb	В
R	Gr	R	Gr
Gb	В	Gb	В
R	Gr	R	Gr

Color Coding Diagram

Definition of standard imaging conditions

◆ Standard imaging condition I:

Use a pattern box (luminance: 706 cd/m^2 , color temperature of 3200 K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.0 mm) as an IR cut filter and image at F5.6. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.

- Standard image condition II:
 - Image a light source (color temperature of 3200 K) with a uniformity of brightness within 2 % at all angles. Use a testing standard lens with CM500S (t = 1.0 mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.
- ◆ Standard image condition III:

Image a light source (color temperature of 3200 K) with a uniformity of brightness within 2 % at all angles. Use a testing standard lens (exit pupil distance -100 mm) with CM500S (t = 1.0 mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

Measurement Method

1. Sensitivity

Set the measurement condition to the standard imaging condition I. After setting the electronic shutter mode with a shutter speed of 1/100 s, measure the Gr and Gb signal outputs (VGr, VGb) at the center of the screen, and substitute the values into the following formula.

$$S = (VGr + VGb) / 2 \times 100 / 30 [mV]$$

2. Sensitivity ratio

Set the measurement condition to the standard imaging condition II. After adjusting the average value of the Gr and Gb signal outputs to 580 mV, measure the R signal output (VR [mV]), the Gr and Gb signal outputs (VGr, VGb [mV]) and the B signal output (VB [mV]) at the center of the screen in frame readout mode, and substitute the values into the following formulas.

3. Saturation signal

Set the measurement condition to the standard imaging condition II. After adjusting the luminous intensity to 20 times the intensity with the average value of the Gr and Gb signal outputs, 580 mV, measure the minimum values of the Gr, Gb, R and B signal outputs.

4. Video signal shading

Set the measurement condition to the standard imaging condition III. With the lens diaphragm at F2.8, adjust the luminous intensity so that the average value of the Gr and Gb signal outputs are 580 mV. Then measure the maximum value (Gmax [mV]) and the minimum value (Gmin [mV]) of the Gr and Gb signal outputs, and substitute the values into the following formula.

$$SH = (Gmax - Gmin) / 580 \times 100 [\%]$$

5 Dark signal

With the device junction temperature of 60 °C and the device in the light-obstructed state, divide the output difference between 1/3 s integration at 3 frame/s and 1/30 s integration at 30 frame/s by 9, and calculate the signal output converted to 1/30 s integration. Measure the average value of this output (Vdt [mV]).

6. Dark signal shading

Measure the maximum value (Vdmax [mV]) and the minimum value (Vdmin [mV]) of the dark signal output with the device junction temperature of 60 °C and the device in the light-obstructed state and 1/30 s integration. The measuring values substitute into the following formula.

$$\Delta Vdt = Vdmax - Vdmin [mV]$$

7. PLS

Set the measurement condition to the standard imaging condition II, the Gr and Gb output signal Vave measured by standard image condition. Then, adjust the luminous intensity to 500 times the intensity with average value of the Gr and Gb signal output, Vave. When the charge drain is executed be the electronic shutter and the condition that not be readout from photo diode to analog memory, readout by dropping to 1/113 frame rate.

$$Sm = 20 \times log ((Vsm/Vave) \times (1/500) \times (1/113)) [dB]$$

Setting Registers Using Serial Communication

Description of Setting Registers (4-wire)

The serial data input order is LSB-first transfer. The table below shows the various data types and descriptions.

Serial Data Transfer Order

Chip ID	Start address	Data	Data	Data	
(8 bit)	(8 bit)	(8 bit)	(8 bit)	(8 bit)	(8 bit)


Type and Description

Type	Description
	Chip ID: 02 Write: 02h / Read: 82h
	Chip ID: 03 Write: 03h / Read: 83h
	Chip ID: 04 Write: 04h / Read: 84h
	Chip ID: 05 Write: 05h / Read: 85h
	Chip ID: 06 Write: 06h / Read: 86h
	Chip ID: 07 Write: 07h / Read: 87h
	Chip ID: 08 Write: 08h / Read: 88h
	Chip ID: 09 Write: 09h / Read: 89h
Chip ID	Chip ID: 0A Write: 0Ah / Read: 8Ah
	Chip ID: 0B Write: 0Bh / Read: 8Bh
	Chip ID: 0C Write: 0Ch / Read: 8Ch
	Chip ID: 0D Write: 0Dh / Read: 8Dh
	Chip ID: 0E Write: 0Eh / Read: 8Eh
	Chip ID: 0F Write: 0Fh / Read: 8Fh
	Chip ID: 10 Write: 10h / Read: 90h
	Chip ID: 11 Write: 11h / Read: 91h
	Chip ID: 12 Write: 12h / Read: 92h
	Designate the address according to the Register Map. When using a communication method
Address	that designates continuous addresses, the address is automatically incremented from the
	previously transmitted address.
Data	Input the setting values according to the Register Map.

SONY


Register Communication Timing (4-wire)

Perform serial communication in sensor standby mode or within communication period. For the registers marked "V" in the item of Reflection timing, when the communication is performed in the communication period shown in the figure below they are reflected by frame reflection timing. For the registers noted "Immediately" in the item of Reflection timing, the settings are reflected when the communication is performed.




Register Write and Read (4-wire)

- ◆ Follow the communication procedure below when writing registers.
 - (1) Set XCE Low to enable the chip's communication function. Serial data input is executed using SCK and SDI.
 - (2) Transmit data in sync with SCK 1 bit at a time from the LSB using SDI. Transfer SDI in sync with the falling edge of SCK. (The data is loaded at the rising edge of SCK.)
 - (3) Input the Chip ID (CID = 02h to 12h) to the first byte. If the Chip ID differs, subsequent data is ignored.
 - (4) Input the start address to the second byte. The address is automatically incremented.
 - (5) Input the data to the third and subsequent bytes. The data in the third byte is written to the register address designated by the second byte, and the register address is automatically incremented thereafter when writing the data for the fourth and subsequent bytes. Normal register data is loaded to the inside of the sensor and established in 8-bit units.
 - (6) The register values starting from the register address designated by the second byte are output from the SDO pin. The register values before the write operation are output. The actual register values are the input data.
 - (7) Set XCE High to end communication.
- ◆ Follow the communication procedure below when reading registers.
 - Set XCE Low to enable the chip's communication function. Serial data input is executed using SCK and SDI.
 - (2) Transmit data in sync with SCK 1 bit at a time from the LSB using SDI. Transfer SDI in sync with the falling edge of SCK. (The data is loaded at the rising edge of SCK.)
 - (3) Input Chip ID (CID = 82h to 92h) to the first byte. If the Chip ID differs, subsequent data is ignored.
 - (4) Input the start address to the second byte. The address is automatically incremented.
 - (5) Input data to the third and subsequent bytes. Input dummy data in order to read the registers. The dummy data is not written to the registers. To read continuous data, input the necessary number of bytes of dummy data.
 - (6) The register values starting from the register address designated by the second byte are output from the SDO pin. The input data is not written, so the actual register values are output.
 - (7) Set XCE High to end communication.
- Note) When writing data to multiple registers with discontinuous addresses, access to undesired registers can be avoided by repeating the above procedure multiple times.




Serial Communication (Continuous Addresses)



Serial Communication (Discontinuous Addresses)

Description of Setting Registers (I²C)

The serial data input order is MSB-first transfer. The table below shows the various data types and descriptions.



Pin connection of serial communication

The sensor can use two kinds of slave addresses by switching the polarity of SLAMODE Pin for one I²C bus, and can use a common slave address in both polarities of SLAMODE Pin for one I²C bus.

SLAVE Address (SLAMODE = 0)

MSB							LSB
0	1	1	0	1	1	0	R/W

SLAVE Address (SLAMODE = 1)

MSB								LSB
0	1	1	0	1	10),	1 🗸	N/W

SLAVE Address (SLAMODE = 0 / 1 common)

	MSB					5		LSB		
	0	0	1	1	0	1	0	R/W		
,	* R/W is data direction bit									
	R/W			ZO,	wite.					
	D	/ \$\$7.1.4			y D.	1				

^{*} R/W is data direction bit

R/W

R / W bit	Data direction
0	Write (Master → Sensor)
1	Read (Sensor → Master)


I²C pin description

Symbol	Pin No.	Description
SCL (common to SCK)	J3	Serial clock input
SDA (common to SDI)	K3	Serial data communication

Register Communication Timing (I²C)

In I²C communication system, communication can be performed excluding the prohibited period as described in the below figure.


For the registers marked "V" in the item of Reflection timing, when the communication is performed in the communication period shown in the figure below they are reflected by frame reflection timing. For the registers noted "Immediately" in the item of Reflection timing, the settings are reflected when the communication is performed. Using REG_HOLD function is recommended for register setting using I²C communication. For REG_HOLD function, see "Register Transmission Setting" in "Description of Functions".



SONY IMX273LQR-C


I²C Communication Protocol

I²C serial communication supports a 16-bit register address and 8-bit data message type.




Communication protocol

Data is transferred serially, MSB first in 8-bit units. After each data byte is transferred, A (Acknowledge) / Ā (Negative Acknowledge) is transferred. Data (SDA) is transferred at the clock (SDL) cycle. SDA can change only while SCL is Low, so the SDA value must be held while SCL is High. The Start Condition is defined by SDA changing from High to Low while SCL is High. When the Stop Condition is not generated in the previous communication phase and Start Condition for the next communication is generated, that Start Condition is recognized as a Repeated Start Condition.



Repeated Start Condition

After transfer of each data byte, the Master or the sensor transmits an Acknowledge / Negative Acknowledge and release (does not drive) SDA. When Negative Acknowledge is generated, the Master must immediately generate the Stop Condition and end the communication.




Acknowledge and Negative Acknowledge

I²C Serial Communication Read/Write Operation

This sensor supports the following four read operations and two write operations.

Single Read from Random Location


The sensor has an index function that indicates which address it is focusing on. In reading the data at an optional single address, the Master must set the index value to the address to be read. For this purpose it performs dummy write operation up to the register address. The upper level of the figure below shows the sensor internal index value, and the lower level of the figure shows the SDA I/O data flow. The Master sets the sensor index value to M by designating the sensor slave address with a write request, then designating the address (M). Then, the Master generates the Start Condition. The Start Condition is generated without generating the Stop Condition, so it becomes the Repeated Start Condition. Next, when the Master sends the slave address with a read request, the sensor outputs an Acknowledge immediately followed by the index address data on SDA. After the Master receives the data, it generates a Negative Acknowledge and the Stop Condition to end the communication.



Single Read from Random Location

Single Read from Current Location

After the slave address is transmitted by a write request, that address is designated by the next communication and the index holds that value. In addition, when data read/write is performed, the index is incremented by the subsequent Acknowledge/Negative Acknowledge timing. When the index value is known to indicate the address to be read, sending the slave address with a read request allows the data to be read immediately after Acknowledge. After receiving the data, the Master generates a Negative Acknowledge and the Stop Condition to end the communication, but the index value is incremented, so the data at the next address can be read by sending the slave address with a read request.




Single Read from Current Location



Sequential Read Starting from Random Location


In reading data sequentially, which is starting from an optional address, the Master must set the index value to the start of the addresses to be read. For this purpose, dummy write operation includes the register address setting. The Master sets the sensor index value to M by designating the sensor slave address with a read request, then designating the address (M). Then, the Master generates the Repeated Start Condition. Next, when the Master sends the slave address with a read request, the sensor outputs an Acknowledge followed immediately by the index address data on SDA. When the Master outputs an Acknowledge after it receives the data, the index value inside the sensor is incremented and the data at the next address is output on SDA. This allows the Master to read data sequentially. After reading the necessary data, the Master generates a Negative Acknowledge and the Stop Condition to end the communication.



Sequential Read Starting from Random Location

Sequential Read Starting from Current Location

When the index value is known to indicate the address to be read, sending the slave address with a read request allows the data to be read immediately after the Acknowledge. When the Master outputs an Acknowledge after it receives the data, the index value inside the sensor is incremented and the data at the next address is output on SDA. This allows the Master to read data sequentially. After reading the necessary data, the Master generates a Negative Acknowledge and the Stop Condition to end the communication.




Sequential Read Starting from Current Location

IMX273LQR-C



Single Write to Random Location


The Master sets the sensor index value to M by designating the sensor slave address with a write request, and designating the address (M). After that the Master can write the value in the designated register by transmitting the data to be written. After writing the necessary data, the Master generates the Stop Condition to end the communication.



Single Write to Random Location

Sequential Write Starting from Random Location

The Master can write a value to register address M by designating the sensor slave address with a write request, designating the address (M), and then transmitting the data to be written. After the sensor receives the write data, it outputs an Acknowledge and at the same time increments the register address, so the Master can write to the next address simply by continuing to transmit data. After the Master writes the necessary number of bytes, it generates the Stop Condition to end the communication.



Sequential Write Starting from Random Location

Register Map

This sensor has a total of 4352 bytes of registers, composed of registers with address 00h to FFh that correspond to Chip ID = 02h to 12h. Use the initial values for empty address. Some registers must be change from the initial values, so the sensor control side should be capable of setting 4352 bytes.

There are three different register reflection timings.

About the Reflection timing column of the Register Map, registers noted as "I" are reflected immediately after writing to register, registers noted as "S" are set during standby mode and reflected after standby canceled, registers noted as "V" are reflected at "Fame reflection register reflection timing" on the figure described in the section of "Setting Registers with Serial Communication".

Do not perform communication to addresses not listed in the Register Map. Doing so may result in operation errors.



Chip ID = 02 (Write: Chip ID = 02h, Read: Chip ID = 82h, I2C: 30**h)

Please refer to the other register map file for the register that has not been described.

Address					Default value after reset		Reflection
4-wire	I ² C	bit	Register Name	Description	By register	By address	timing
		0	STANDBY [0]	Standby mode 0: Normal operation 1: Standby	1		I
		1		Fixed to 0	0		_
		2		Fixed to 0	0		_
00h	3000h	3		Fixed to 0	0	01h	_
		4		Fixed to 0	0		_
		5		Fixed to 0	0		_
		6		Fixed to 0	0		_
		7		Fixed to 0	0		_
		0		Fixed to 1	1		_
		1		Fixed to 0	0		_
		2		Fixed to 0	0		_
		3		Fixed to 0	0		_
051	00051	4		LVDS channels that not using		041	
05h	3005h			be standby	• 0h	01h	
		5	07011/00	0h: 8 ch active			
		6	STBLVDS	2h: 4 ch active			S
	-			3h: 2 ch active			
		7		Others: Setting prohibited			
			REGHOLD [0]	Register hold	0		
		0		(Function not to update			1
				V reflection registers)			
				0: Invalid 1: Valid			
		1		Fixed to 0	0		_
08h	3008h	2		Fixed to 0	0	00h	_
		3		Fixed to 0	0		_
		4		Fixed to 0	0		_
		5	7.	Fixed to 0	0		_
		6		Fixed to 0	0		_
		7		Fixed to 0	0		_
				Setting of master mode operation			
		0	XMSTA [0]	0: Master mode operation start	1		1
			\mathcal{O}'	1: Master mode operation stop		01h	
		1		Fixed to 0	0		_
0.4.5	20041-	2		Fixed to 0	0		_
0Ah	300Ah	3		Fixed to 0	0	01h	_
		4		Fixed to 0	0		_
		5		Fixed to 0	0		_
		6		Fixed to 0	0		_
		7		Fixed to 0	0		_
		0	TRIGEN [0]	Global shutter mode setting	0		I ^{*1}
		0		0: Normal mode 1: Trigger mode	0		
		1		Fixed to 0	0		_
		2		Fixed to 0	0		_
0Bh	300Bh	3		Fixed to 0	0	00h	_
		4		Fixed to 0	0		_
		5		Fixed to 0	0		_
		6		Fixed to 0	0	1	_
		7		Fixed to 0	0	1	_

^{*1} Refer to "Mode Transitions of Global Shutter Operation"



Address		bit	Register Name	Description	Default value after reset		Reflection
4-wire	ire I ² C			Description	By register	By address	timing
	300Ch	0		AD conversion bits setting	-		
			ADBIT [1:0]	0h: 10 bit 1h: 12 bit 2h: 8 bit	0h		S
		1		3h: Setting prohibited			
		2		Fixed to 0	0		
0Ch		3		Fixed to 0	0	00h	_
		4		Fixed to 0	0		_
		5		Fixed to 0	0		
		6		Fixed to 0	0		
		7		Fixed to 0	0	By address	_
		0		Drive mode setting of V direction	0	-	
		1		Oh: All-pixel mode.	0		
			WINMODE [3:0]	1h: 1/2 Subsampling mode			S
		2		Others: Setting prohibited	0		
0Dh	300Dh	3		Canada Seaming promotion	0	00h	
ODII	300DII	4	HMODE [0]	Drive mode setting of H direction	0	0011	S
		4	HIMODE [U]	0: All-pixel 1: 1/2 Subsampling mode	U		
		5		Fixed to 0	0		_
		6		Fixed to 0	0		_
		7		Fixed to 0	0		_
		0 VI		Vertical (V) direction readout		0 0 0 0 0 0	
			VREVERSE [0]	inversion control	0		V
				0: Normal 1: Inverted			
			1 HREVERSE [0]	Horizontal (H) direction readout			
		1		inversion control	0		V
				0: Normal 1: Inverted			
0Eh	300Eh	2		Fixed to 0	0		_
		3		Fixed to 0	0		_
		4		Fixed to 0	0		_
		5		Fixed to 0	0		_
		6	•	Fixed to 0	0		_
		7	7.5	Fixed to 0	0		_
10h	3010h	0 1 2 3 4 5 6	AR DAHE	LSB		6Ah	
11h	3011h	0 1 2 3 4 5 6 7	VMAX [19:0]	When sensor master mode vertical span setting. (Number of operation lines count from 1)	0046Ah	04h	V
12h	3012h	0 1 2 3 4 5		MSB Fixed to 0 Fixed to 0 Fixed to 0	0 0 0	00h	
		7		Fixed to 0	0	7	_



Add	dress					Default value after reset		
4-wire	I ² C	bit	Register Name	Description	By register	By address	Reflection timing	
		0		LSB	register	addicss		
		1						
		2						
14h	3014h	3				22h		
		4						
		5 6		When sensor master mode				
		7		horizontal span setting.				
		0	HMAX [15:0]	(Number of operation clocks count from	0122h		S	
		1		1)				
	2							
15h	3015h	3				01h		
001011	4				J 111			
		5						
		6 7		MSB				
				Number of output bit setting				
		0	ODBIT [1:0]	0h: 10 bit 1h: 12 bit 2h: 8 bit	0h		S	
		1		3h: Setting prohibited	•			
		2		Fixed to 0	0			
16h	3016h	3		Fixed to 0	0	00h		
		4		Fixed to 0	0			
		5		Fixed to U	0			
		6 7		Fixed to 0	0			
				Fixed to 0	U		_	
		0	FREQ [1:0]	Set to data rate. Oh: Normal 1h: Data rate 1/2	0h		s	
		2		Fixed to 0	0		_	
1Bh	301Bh	3		Fixed to 0	0	00h	_	
		4		Fixed to 0	0			
		5		Fixed to 0	0			
		6		Fixed to 0	0			
		7		Fixed to 0	0		_	
		1		Fixed to 0 Fixed to 0	0			
		2	V X	Fixed to 0	0			
		3	1	Fixed to 0	0			
1Ch	301Ch	4				10h		
		5	ODODTOEL IO OL	Output channel selection	41			
		6	OPORTSEL [3:0]	1h: 8 ch 3h: 4 ch 4h: 2 ch Others: Setting prohibited	1h		S	
		7		· .				
		0	TOUT1SEL [1:0]	TOUT1 pin setting	0h		s	
		1	. 3	0h: Low fixed 3h: Pulse output TOUT2 pin setting				
		3026h 3 10012SEL [1:0]	TOUT2SEL [1:0]	0h		s		
26h	3026h		0h: Low fixed 3h: Pulse output Fixed to 0	0	00h			
				Fixed to 0	0			
		5 6		Fixed to 0	0		_	
		7		Fixed to 0	0		_	
			1		-			



Address						lt value reset	Reflection
4-wire	I ² C	bit	Register Name	Description	By register	By address	timing
		0	TDIO TOUT4 OF 10:03	TOUT1 pin setting			0
		2	TRIG_TOUT1_SEL [2:0]	0h: Low fixed 1h: Pulse1 output	0h		S
206	20206	3		Fixed to 0	0	006	_
29h	3029h	4		TOUT2 pin setting		00h	
		5	TRIG_TOUT2_SEL [2:0]	0h: Low fixed 2h: Pulse2 output	0h		S
		6 7		Fixed to 0	0		_
		0		Fixed to 0	0		_
		1		Fixed to 0	0		_
		2		Fixed to 0	0		
36h	3036h	3		Fixed to 0	0	C0h	
0011	000011	4	SYNCSEL	XHS, XVS pin setting	0h	0011	s
		5		0h: Normal Output 3h: Hi-Z			
		6		Fixed to 1	1		
		7		Fixed to 1	1		_
		0	PULSE1_EN_NOR [0]	Pulse1 output in normal mode 0: Disable 1: Enable	0		S
		1	PULSE1_EN_TRIG [0]	Pulse1 output in trigger mode 0: Disable 1: Enable	0		S
		2	PULSE1_POL	Pulse1 polarity selection	0		S
6Dh 306Dh	3		0: High active 1: Low active Fixed to 0	0	00h		
		4		Fixed to 0	0		_
		5		Fixed to 0	0		_
		6		Fixed to 0	0		_
		7		Fixed to 0	0		_
70h	3070h	0 1 2 3 4 5 6 7	ORHE	Fixed to 0 LSB Pulse1 active period start timing setting Designated in line units		00h	
71h	3071h	0 1 2 3 4 5 6 7	PULSE1_UP [19:0]	timing setting Designated in line units from reference point (For details, see the "Pulse Output Function")	00000h	00h	S
72h	3072h	0 1 2 3 4 5		MSB Fixed to 0 Fixed to 0	0	- 00h	
		6		Fixed to 0	0		
		7		Fixed to 0	0		



A-Wife PC bit Register Name Description By register address	Address						lt value reset	Reflection
Section Sect	4 wire	120	bit	Register Name	Description			
Table	4-wire	I-C				register	address	
74h 3074h 4 4 5 6 7 7 7 7 7 7 7 7 7					LSB			
74h								
74h 3074h 4 5 5 6 7 7								
S S S S S S S S S S	74h	3074h					00h	
S								
T								
O					Pulso1 active period and			
Table								
75h 3075h 2 3								
75h 3075h 4				PULSE1_DN [19:0]		00000h		S
Pulse Output Function Pulse Output Function	754	0075	3		(For details, see the		001-	
Teh	/5N	3075h	4		"Pulse Output Function")		oon	
76h 3076h			5					
76h 3076h 3076h 4								
Teh								
Teh								
76h 3076h 3						•		
76h 3076h						Ť		
Fixed to 0	76h	3076h				0	00h	
Company								_
7								
Pulse2 Norm Pulse2 Norm Pulse3 Output in normal mode Output Disable Output Output Output Output Output Disable Output Disable Output Disable Output Disable Output Disable Output Disable Output Outp								
79h 3079h								
Teh 307eh			0	PULSE2_EN_NOR [0]		0		S
Teh 3079h 3079h 2 PULSE2_POL[0] 70/82 Polarity selection 0 0 0 5 0 0 0 0 0 0				DUI 050 EN TDIO (0)		0		0
79h 3079h 2 PULSE2_PUL[0] 0. High active 1. Low active 0 00h S			1	PULSE2_EN_TRIG [0]		0		S
3079h 3079h 3 3 5 5 5 5 5 5 5 5			2	DI II SE2 DOI 101		0		V
A	79h	3079h		FULSEZ_FUE[U]		U	00h	3
S								
Fixed to 0								
7 Fixed to 0 1								
7Ch 307Ch 2 3 3 4 5 6 7 7 9ULSE2_UP [19:0] Pulse2 active period start timing setting Designated in line units from reference point (For details, see the "Pulse Output Function")								_
7Ch 307Ch				○), √(*	U		
7Ch 307Ch 2 3 3 4 00h 5 6 7 7 Pulse2 active period start timing setting Designated in line units from reference point (For details, see the "Pulse Output Function") 00h S 5 6 7 0 0h 1 2 0h 1					LSB			
7Ch 307Ch 3 4 5 6 7 7 PULSE2_UP [19:0] Pulse2 active period start timing setting Designated in line units from reference point (For details, see the "Pulse Output Function") 7Eh 307Eh 307Eh 307Eh 4 Fixed to 0 0 0								
7Ch 307Ch 4 5 6 7 Pulse2 active period start timing setting Designated in line units from reference point (For details, see the "Pulse Output Function")				7'				
Teh 307Eh Teh 307Eh	7Ch	307Ch					00h	
Teh 307Eh				*				
Teh 307Eh			6					
TDh			7		Pulse2 active period start			
7Dh 307Dh			0		timing setting			
7Dh 307Dh				PULSE2 LIP [19:0]	_	ეეეეეე		S
7Dh 307Dh 4 "Pulse Output Function") 00h				. 52522_51 [10.0]		5500011		
7Eh 307Eh 4 Fixed to 0 0 0	7Dh	307Dh					00h	
7Eh 307Eh 6 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0					"Pulse Output Function")			
7								
7Eh 307Eh 307Eh 0 1 2 3 MSB 00h								
7Eh 307Eh 3 MSB 00h 00h 00h 00h 00h 00h 00h 00h 00h 00	-							
7Eh 307Eh 2 3 MSB 00h 00h 00h 00h 00h 00h 00h 00h 00h 00								
7Eh 307Eh 3 MSB 00h 00h 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0								
7Eh 307Eh 4 Fixed to 0 0					MSB			
5 Fixed to 0 0 — 6 Fixed to 0 0 —	7Eh	307Eh				0	00h	_
6 Fixed to 0 0 —								_
								_
					i		<u></u>	

IMX273LQR-C

SONY

Add	dress					lt value reset	Reflection
4-wire	I ² C	bit	Register Name	Description	By register	By address	timing
		0		LSB			
		1					
		2					
80h	3080h	3 4				00h	
		5					
		6					
		7		Pulse2 active period end			
		0		timing setting			
		1	PULSE2_DN [19:0]	Designated in line units	00000h		S
		2	02022_511[10:0]	from reference point	0000011		Ü
81h	3081h	3		(For details, see the		00h	
		4 5		"Pulse Output Function")			
		6					
		7					
		0					
		1					
		2			*		
82h	3082h	3		MSB		00h	
		4 5		Fixed to 0	0		_
		6		Fixed to 0 Fixed to 0	0		<u> </u>
		7		Fixed to 0	0		_
89h	3089h	[7:0]	INCKSEL0 [7:0]	Set according to INCK frequency and drive mode.	80h	80h	S
8Ah	308Ah	[7:0]	INCKSEL1 [7:0]	Set according to INCK frequency and drive mode.	0Fh	0Fh	S
8Bh	308Bh	[7:0]	INCKSEL2 [7:0]	Set according to INCK frequency and drive mode.	80h	80h	S
8Ch	308Ch	[7:0]	INCKSEL3 [7:0]	Set according to INCK frequency and drive mode.	0Ch	0Ch	S
8Dh	308Dh	0 1 2 3 4 5 6	MADAINE	LSB		0Eh	
8Eh	308Eh	0 1 2 3 4 5 6 7	SHS [19:0]	Storage time adjustment Designated in line unit	0000Eh	00h	V
8Fh	308Fh	0 1 2 3 4		MSB Fixed to 0	0	00h	_
		5		Fixed to 0	0		
		6		Fixed to 0	0		
		7		Fixed to 0	0		

Add	dress	bit	Deviator Name	Description		lt value reset	Reflection
4-wire	I ² C	DIL	Register Name	Description	By register	By address	timing
		0	VINT_EN	Setting of Interrupt mode in Trigger Mode 0: V interrupt is disable 1: V interrupt is enable	1		S
		1		Fixed to 0	0		_
AAh	30AAh	2		Fixed to 0	0	01h	_
		3		Fixed to 0	0		_
		4		Fixed to 0	0		_
		5		Fixed to 0	0		_
		6		Fixed to 0	0		_
		7		Fixed to 0	0		_
		0	LOWLAGTRG	Selection of trigger mode 0: Except for Fast trigger mode 1: Fast trigger mode	0		S
		1		Fixed to 0	0		_
	22451	2		Fixed to 0	0		_
AEh	30AEh	3		Fixed to 0	0	00h	_
		4		Fixed to 0	0		_
		5		Fixed to 0	• 0		_
		6		Fixed to 0	0		_
		7		Fixed to 0	0		_
		0		Fixed to 0	0		_
B0h	30B0h	1	OVERLAP_ROI_EN	ROI mode setting 0: ROI Mode 1: Overlap ROI Mode	0	00h	S
		[7:2]		Fixed to 0	00h		_

Chip ID = 03 (Write: Chip ID = 03h, Read: Chip ID = 83h, I2C: 31**h)

Please refer to the other register map file for the register that has not been described.



Chip ID = 04 (Write: Chip ID = 04h, Read: Chip ID = 84h, I²C: 32**h)

Please refer to the other register map file for the register that has not been described.

Address		1.2	5 11	5		t value reset	Reflection
4-wire	I ² C	bit	Register Name	Description	By register	By address	timing
		0 1 2 3		USB Gain setting 0 dB (000d) to 48 dB (480d)			
04h	3204h	4 5 6 7	GAIN [8:0]	0.1 dB Step (Refer to Adderss 12h about detail of Reflection Timing.)	000h	00h	V
		0		MSB Fixed to 0	0		
		2		Fixed to 0	0		_
.=.		3		Fixed to 0	0	0.01	_
05h	3205h	4		Fixed to 0	0	00h	_
		5		Fixed to 0	0		_
		6		Fixed to 0	0		_
		7		Fixed to 0	0		
12h	3212h	[7:0]	GAINDLY	Setting of Gain Reflection Timing at Nomal mode. 08h: Gain reflect at the frame 09h: Gain reflect at the next frame (Same timing as SHS reflecting output.) Others: Setting prohibited	00h	00h	S
54h	3254h	0 1 2 3 4 5 6 7	BLKLEVEL [11:0]	Black level offset value setting Recommended value. 00Fh: 8 bit 03Ch: 10 bit 0F0h: 12 bit	03Ch	3Ch	V
55h	3255h	0 1 2 3 4 5	HINAD' INT	MSB Fixed to 0 Fixed to 0 Fixed to 0	0 0 0	00h	
74h	3274h	7 0 1 2 3 4 5 6 7	VOPB_VBLK_HWIDTH [12:0]	Fixed to 0 LSB VOPB effective area and V Blank width setting	0 05B0h	B0h	S
75h	3275h	0 1 2 3 4 5		MSB Fixed to 0 Fixed to 0	0	05h	
		р					

Address			5	Description		t value reset	Reflection	
4	I ² C	bit	Register Name	Ву	Ву	timing		
4-wire	1-0				register	address		
		0		LSB				
		1						
		2						
76h	3276h	3				00h		
7011	32/011	4				OOH		
		5						
		6	FINFO_HWIDTH [12:0]	FINFO width setting	0500h		S	
		7						
		0						
		1						
		2						
77h	3277h	3				05h		
'''	32//11	4		MSB		USII		
		5		Fixed to 0	0		_	
		6		Fixed to 0	0		_	
		7		Fixed to 0	0		_	

CHIMA DAIRENA LISE ON THE CHIMA DAIRENA LISE ON THE CHIMA DAIRE ON THE



Chip ID = 05 (Write: Chip ID = 05h, Read: Chip ID = 85h, I²C: 33**h)

Please refer to the other register map file for the register that has not been described.

Addı	Address		Pogiator Nama	Description		t value reset	Reflection	
4-wire	I ² C	bit	Register Name	Description	By register	By address	timing	
		0	FID0_ROIH1ON [0]	The horizontal setting of FID0 ROI area (1, y) (y = 1 to 2) 0: Disable 1: Enable	0		V	
		1	FID0_ROIV1ON [0]	The vertical setting of FID0 ROI area (x, 1) (x = 1 to 2) 0: Disable 1: Enable	0		I	
00h	3300h	2	FID0_ROIH2ON [0]	The horizontal setting of FID0 ROI area (2, y) (y = 1 to 2) 0: Disable 1: Enable	0	00h	٧	
		3	FID0_ROIV2ON [0]	The vertical setting of FID0 ROI area (x, 2) (x = 1 to 2) 0: Disable 1: Enable	0		I	
		4		Fixed to 0	0			
		5		Fixed to 0	0			
		6		Fixed to 0	0			
		7		Fixed to 0	1 0			
10h	3310h	[7:0]		Designation of horizontal cropping position		00h		
11h	3311h	[4:0]	FID0_ROIPH1 [12:0]	for FID0 on area (1, y) (y = 1 to 2) *Set the value of multiple of 4	0000h	00h	V	
		[7:5]		Fixed to 0h	0h		_	
12h	3312h	[7:0]		Designation of vertical cropping position		00h		
13h	3313h	[3:0]	FID0_ROIPV1 [11:0]	for FID0 on area $(x, 1)$ $(x = 1 \text{ to } 2)$ *Set the value of multiple of 4	000h	00h	I	
		[7:4]		Fixed to 0h	0h		_	
14h	3314h	[7:0]		Designation of horizontal cropping size		00h		
15h	3315h	[4:0]	FID0_ROIWH1 [12:0]	for FID0 on area (1, y) (y = 1 to 2) *Set the value of multiple of 4	0000h	00h	V	
		[7:5]		Fixed to 0h	0h			
16h	3316h	[7:0]		Designation of vertical cropping size		00h		
17h	3317h	[3:0]	FID0_ROIWV1 [11:0]	for FID0 on area (x, 1) (x = 1 to 2) *Set the value of multiple of 4	000h	00h	I	
		[7:4]		Fixed to 0h	0h			
18h	3318h	[7:0]	(),	Designation of horizontal cropping position		00h		
19h	3319h	[4:0]	FID0_ROIPH2 [12:0]	for FID0 on area (2, y) (y = 1 to 2) *Set the value of multiple of 4	0000h	00h	V	
		[7:5]	7	Fixed to 0h	0h			
1Ah	331Ah	[7:0]	<i>Y</i> 1,	Designation of vertical cropping position		00h		
1Bh	331Bh	[3:0]	FID0_ROIPV2 [11:0]	for FID0 on area (x, 2) (x = 1 to 2) *Set the value of multiple of 4	000h	00h	I	
		[7:4]		Fixed to 0h	0h		_	
1Ch	331Ch	[7:0]		Designation of horizontal cropping size		00h		
1Dh	331Dh	[4:0]	FID0_ROIWH2 [12:0] for FID0 on area (2, y) (y = 1 to 2) *Set the value of multiple of 4		0000h	00h	V	
		[7:5]		Fixed to 0h	0h			
1Eh	331Eh	[7:0]		Designation of vertical cropping size		00h		
1Fh	331Fh	[3:0]	FID0_ROIWV2 [11:0]	for FID0 on area $(x, 2)$ $(x = 1 \text{ to } 2)$ *Set the value of multiple of 4	000h	00h	I	
					 			

SONY IMX273LQR-C

Chip ID = 06 (Write: Chip ID = 06h, Read: Chip ID = 86h, I2C: 34**h)

Please refer to the other register map file for the register that has not been described.

Chip ID = 07 (Write: Chip ID = 07h, Read: Chip ID = 87h, I2C: 35**h)

Please refer to the other register map file for the register that has not been described.

Chip ID = 08 (Write: Chip ID = 08h, Read: Chip ID = 88h, I^2 C: 36**h)

Please refer to the other register map file for the register that has not been described.

Chip ID = 09 (Write: Chip ID = 09h, Read: Chip ID = 89h, I^2 C: 37**h)

Please refer to the other register map file for the register that has not been described.

Chip ID = 0A (Write: Chip ID = 0Ah, Read: Chip ID = 8Ah, I²C: 38**h)

Please refer to the other register map file for the register that has not been described.

Chip ID = 0B (Write: Chip ID = 0Bh, Read: Chip ID = 8Bh, I^2 C: 39**h)

Please refer to the other register map file for the register that has not been described.

Chip ID = 0C (Write: Chip ID = 0Ch, Read: Chip ID = 8Ch, I^2 C: $3A^{**}h$)

Please refer to the other register map file for the register that has not been described.

Chip ID = 0D (Write: Chip ID = 0Dh, Read: Chip ID = 8Dh, I2C: 3B**h)

Please refer to the other register map file for the register that has not been described.

Chip ID = 0E (Write: Chip ID = 0Eh, Read; Chip ID = 8Eh, I2C: 3C**h)

Please refer to the other register map file for the register that has not been described.

Chip ID = 0F (Write: Chip ID = 0Fh, Read: Chip ID = 8Fh, I2C: 3D**h)

Please refer to the other register map file for the register that has not been described.

Chip ID = 10 (Write: Chip ID = 10h, Read: Chip ID = 90h, I^2 C: $3E^{**}h$)

Please refer to the other register map file for the register that has not been described.

Chip ID = 11 (Write: Chip ID = 11h, Read: Chip ID = 91h, I2C: 3F**h)

Please refer to the other register map file for the register that has not been described.

Chip ID = 12 (Write: Chip ID = 12h, Read: Chip ID = 92h, I^2 C: 40**h)

Please refer to the other register map file for the register that has not been described.

Readout Drive Modes

The table below lists the operating modes available with this sensor. (Each value is the Max. frame rate of the each number of ch.)

FREQ (CID = 02h, Address = 1Bh, [1:0]) = 0h

	Frame	Data			Numb		Total n	umber «els ^{*2}		Number of	
Drive mode	rate [frame/s]	rate [Gbps]	Serial LVDS ch ^{*1}	A/D conversion	Н	V	Н	V	INCK: 37.125 MHz	INCK: 74.25 MHz	INCK: 54 MHz
	276.0	4.752	8				1904		119.0	238.0	173.1
	154.9	2.376	4	8			1696		212.0	424.0	308.4
	82.5	1.188	2				1592		398.0	796.0	578.9
	226.5	4.752	8				1856		145.0	290.0	210.9
All pixel	126.3	2.376	4	10	1440	1080	1664	1130	260.0	520.0	378.2
	66.3	1.188	2				1584		495.0	990.0	720.0
	165.9	4.752	8				2112		198.0	396.0	288.0
	107.3	2.376	4	12			1632	•	306.0	612.0	445.1
	56.1	1.188	2				1560		585.0	1170.0	850.9
	581.2	4.752	8				1744		109.0	218.0	158.5
	523.5	2.376	4	8		0	968		121.0	242.0	176.0
All pixel	293.3	1.188	2				864		216.0	432.0	314.2
(Vertical /	506.8	4.752	8			\bigcirc	1600		125.0	250.0	181.8
Horizontal	436.9	2.376	4	10	720	540	928	586	145.0	290.0	210.9
1/2	239.0	1.188	2		-/-		848		265.0	530.0	385.5
subsampling)	319.9	4.752	8		9	0	2112		198.0	396.0	288.0
	319.9	2.376	4	12	0	,	1056		198.0	396.0	288.0
	203.0	1.188	2	70	5		832		312.0	624.0	453.8
	*4	4.752	8				1904		119.0	238.0	173.1
	*4	2.376	4	8			1696		212.0	424.0	308.4
	*4	1.188	2				1592		398.0	796.0	578.9
	*4	4.752	8	0			1856		145.0	290.0	210.9
ROI	*4	2.376	4	10	*3	*3	1664	*4	260.0	520.0	378.2
	*4	1.188	2				1584		495.0	990.0	720.0
	*4	4.752	8				2112		198.0	396.0	288.0
	*4	2.376	4	12			1632		306.0	612.0	445.1
	*4	1.188	2				1560		585.0	1170.0	850.9

^{*1} The data rate of each output channel is value that is obtained by total data rate divided by the number of channels.

Example) In All-pixel 276.0 [frame/s] mode: 4.752 [Gbps] / 8 = 594 [Mbps]

^{*2} For the setting value to register HMAX / VMAX, see the section of each drive mode settings

^{*3} Designated cropping area (ROI)

^{*4} See the section of "ROI mode"

FREQ (CID = 02h, Address = 1Bh, [1:0]) = 1h

	Frame	Data			Numb		Total n			Number of INCK in 1H	
Drive mode	rate [frame/s]	rate [Gbps]	Serial LVDS ch ^{*1}	A/D conversion	н	V	н	V	INCK: 37.125 MHz	INCK: 74.25 MHz	INCK: 54 MHz
	150.7	2.376	8				1744		218.0	436.0	317.1
	81.3	1.188	4	8			1616		404.0	808.0	587.6
	42.3	0.594	2				1552		776.0	1552.0	1128.7
	123.9	2.376	8				1696		265.0	530.0	385.5
All pixel	65.7	1.188	4	10	1440	1080	1600	1130	500.0	1000.0	727.3
	34.0	0.594	2				1544		965.0	1930.0	1403.6
	105.3	2.376	8				1664		312.0	624.0	453.8
	55.5	1.188	4	12			1576		591.0	1182.0	859.6
	28.5	0.594	2				1536		1152.0	2304.0	1675.6
	498.8	2.376	8				1016		127.0	254.0	184.7
	285.3	1.188	4	8			888		222.0	444.0	322.9
Allerinal	153.7	0.594	2				824		412.0	824.0	599.3
All pixel (Vertical /	408.7	2.376	8				992		155.0	310.0	225.5
Horizontal	234.6	1.188	4	10	720	540	864	♦ 586	270.0	540.0	392.7
1/2	124.2	0.594	2				816		510.0	1020.0	741.8
subsampling)	319.9	2.376	8				1056		198.0	396.0	288.0
	199.2	1.188	4	12		.0	848		318.0	636.0	462.5
	104.5	0.594	2				808		606.0	1212.0	881.5
	*4	2.376	8				1744		218.0	436.0	317.1
	*4	1.188	4	8	0	10	1616		404.0	808.0	587.6
	*4	0.594	2	(V.	1552		776.0	1552.0	1128.7
	*4	2.376	8			0	1696		265.0	530.0	385.5
ROI	*4	1.188	4	10	*3	*3	1600	*4	500.0	1000.0	727.3
	*4	0.594	2	7	12		1544		965.0	1930.0	1403.6
	*4	2.376	8	/			1664		312.0	624.0	453.8
	*4	1.188	4	12	7		1576		591.0	1182.0	859.6
	*4	0.594	2				1536		1152.0	2304.0	1675.6

^{*1} The data rate of each output channel is value that is obtained by total data rate divided by the number of channels.

Example) In All-pixel 150.7 [frame/s] mode: 2.376 [Gbps] / 8 = 297 [Mbps]

For the setting value to register HMAX / VMAX, see the section of each drive mode settings

^{*3} Designated cropping area (ROI)


^{*4} See the section of "ROI mode"

SONY

IMX273LQR-C

Sync code

The sync code is added immediately before and after "dummy signal + OB signal + effective pixel data" and then output. The sync code is output in order of 1st, 2nd, 3rd and 4th. The fixed value is output for 1st to 3rd. (BLK: Blanking period)



Sync Code Output Timing

List of Sync Code

Sync code		1st code		2nd code			3rd code			4th code		
Sync code	8 bit	10 bit	12 bit	8 bit	10 bit	12 bit	8 bit	10 bit	12 bit	8 bit	10 bit	12 bit
SAV (Valid line)	FFh	3FFh	FFFh	00h	000h	000h	00h	000h	000h	80h	200h	800h
EAV (Valid line)	FFh	3FFh	FFFh	00h	000h	000h	00h	000h	000h	9Dh	274h	9D0h
SAV (Invalid line)	FFh	3FFh	FFFh	00h	000h	000h	00h	000h	000h	ABh	2ACh	AB0h
EAV (Invalid line)	FFh	3FFh	FFFh	00h	000h	000h	00h	000h	000h	B6h	2D8h	B60h

Sync Code Output Timing

The sensor output signal passes through the internal circuits and is output with a latency time (system delay) relative to the horizontal sync signal. This system delay value is undefined for each line, so refer to the sync codes output from the sensor and perform synchronization.





Image Data Output Format

All-pixel scan

Register List of All-pixel scan mode


Please refer to the other register map file for the register that has not been described.

			Setting value								Remarks			
					AD = 8 bit			AD = 10 bi	t		AD = 12 bi	it	Remarks	
Address	bit	Register name	Initial	276.0	154.9	82.5	226.5	126.3	66.3	165.9	107.3	56.16	FREQ = 0h	
Address	Dit.	regioter name	Value	[frame/s]	[frame/s]	[frame/s]	[frame/s]	[frame/s]	[frame/s]	[frame/s]	[frame/s]	[frame/s]	111EQ = 011	
				150.7	81.3	42.3	123.9	65.7	34.0	105.3	55.9	28.5	FREQ = 1h	
				[frame/s]	[frame/s]	[frame/s]	[frame/s]	[frame/s]	[frame/s]	[frame/s]	[frame/s]	[frame/s]		
Chip ID =	02h	1				I	l .			1 .		I		
				0h	N/A	N/A	0h	N/A	N/A	0h	N/A	N/A	8 ch LVDS	
05h	[7:4]	STBLVDS	0h	N/A	2h	N/A	N/A	2h	N/A	N/A	2h	N/A	4 ch LVDS	
				N/A	N/A	3h	N/A	N/A	3h	N/A	N/A	3h	2 ch LVDS	
													0: 10 bit	
0Ch	[1:0]	ADBIT	0h		2h			0h			1h		1: 12 bit	
													2: 8 bit	
0Dh	[3:0]	WINMODE	0h					0h					All-pixel	
UDN	[4]	HMODE	0					0					mode All-pixel	
10h	[7:0]	HIVIODE	U					U) ·			All-pixel	
11h	[7:0]	VMAX	46Ah					46Ah					1130 line	
12h	[3:0]	VIVIAA	40AII					40AII					1130 line	
14h	[7:0]			0EEh	1A8h	31Ch	122h	208h	3DEh	18Ch	264h	492h	FREQ = 0h	
15h	[7:0]	HMAX	122h	1B4h	328h	610h	212h	3E8h	78Ah	270h	49Eh	900h	FREQ = 1h	
1311	[7.0]			10411	32011	01011	21211	SECTIV	TOAII	27011	43L11	30011	0: 10 bit	
16h	[1:0]	ODBIT	0h		2h		_ (0h			1h		1: 12 bit	
1011	[1.0]	00011	011				2	011	\mathcal{A}		•••		2: 8 bit	
1Bh	[1:0]	FREQ	0h					0h / 1h		I				
				1h	N/A	N/A	1h	N/A	N/A	1h	N/A	N/A	8 ch LVDS	
1Ch	[7:4]	OPORTSEL	1h	N/A	3h	N/A	N/A_	3h	N/A	N/A	3h	N/A	4 ch LVDS	
				N/A	N/A	4h	N/A	N/A	4h	N/A	N/A	4h	2 ch LVDS	
							INCK =	37.125 M	Hz: 80h	•				
89h	[7:0]	INCKSEL0	80h				NCK	= 54 MHz	:: B0h					
						~0	INCK =	- 74.25 Mł	dz: 80h					
							INCK =	37.125 M	Hz: 0Bh					
8Ah	[7:0]	INCKSEL1	0Fh	(),	~ ~(び	INCK	= 54 MHz	z: 0Fh					
						P	INCK =	74.25 MH	dz: 0Fh					
					11.		INCK =	37.125 M	Hz: 80h					
8Bh	[7:0]	INCKSEL2	80h		INCK = 54 MHz: B0h									
				INCK = 74.25 MHz: 80h										
								37.125 M						
8Ch	[7:0]	INCKSEL3	0Ch					= 54 MHz						
							INCK =	: 74.25 MH	lz: 0Ch					
Chip ID =	1	1					ı			ı				
54h	[7:0]	BLKLEVEL	03Ch		00Fh			03Ch			0F0h		Recommended	
55h	[3:0]			Val							value			



Pixel Array Image Drawing in All-pixel scan Mode (FREQ = 0, 8 ch LVDS)

SONY



Drive Timing Chart for Serial Output in All-pixel Scan Mode

ROI mode

This Sensor has ROI function that signals are cut out and read out in multi arbitrary positions.

Cropping position can set maximum 4 areas that specified by horizontal 2 points and vertical 2 points, regarding effective pixel start position as origin (0, 0) in all pixel scan mode. Cropping is available from All-pixel scan mode and horizontal period are fixed to the value for this mode.

These cropped areas by horizontal cropping setting (ROI (1, y) to ROI (2, y)) are output with left justified and that extends the horizontal blanking period. In vertical cropping area (ROI (x, 1) to ROI (x, 2)), the number of image data is also output from cropping start line and the frame rate can be adjusted by changing the number of input XVS lines in slave mode or changing register VMAX in master mode.

One invalid frame is generated when the ROI area changing size or cropping address.

ROI image is shown in the figure below.

In case of Vertical / Horizontal 1/2 subsampling mode, this sensor doesn't support ROI mode.

This section is written in case of all-pixel scan mode for example on this document.





Image Drawing of Designated Areas in ROI Mode (FREQ = 0, 8 ch LVDS)



Details of Image Drawing (FREQ = 0, 8 ch LVDS)



Register List of ROI mode

Please set All-pixel scan mode to the settings other than the following.

							S	etting valu	ie				
Address	bit	Register name	Initial		AD = 8 bit		,	AD = 10 bi	t		AD = 12 bi	t	Remarks
Address	Dit	Register flame	Value	*1	*2	*3	*4	*5	*6	*7	*8	*9	Kemarks
				[frame/s]	[frame/s]	[frame/s]	[frame/s]	[frame/s]	[frame/s]	[frame/s]	[frame/s]	[frame/s]	
Chip ID =	02h	T				1	1 .	1		1 .			
				0h	N/A	N/A	0h	N/A	N/A	0h	N/A	N/A	8 ch LVDS
05h	[7:4]	STBLVDS	0h	N/A	2h	N/A	N/A	2h	N/A	N/A	2h	N/A	4 ch LVDS
				N/A	N/A	3h	N/A	N/A	3h	N/A	N/A	3h	2 ch LVDS
0Ch	[4.0]	ADDIT	Ol-										0: 10 bit
UCII	[1:0]	ADBIT	0h		2h			Un			1h		1: 12 bit 2: 8 bit
													All-pixel
0Dh	[3:0]	WINMODE	0h					0h					mode
ODII	[4]	HMODE	0					0					All-pixel
10h	[7:0]		,										, pe.
11h	[7:0]	VMAX	46Ah	*1	*2	*3	*4	*5	*6	*7	*8	*9	
12h	[3:0]	1											
14h	[7:0]	LINAAN	4001	0EEh	1A8h	31Ch	122h	208h	3DEh	18Ch	264h	492h	FREQ = 0h
15h	[7:0]	HMAX	122h	1B4h	328h	610h	212h	3E8h	78Ah	270h	49Eh	900h	FREQ = 1h
													0: 10 bit
16h	16h [1:0] ODBIT		0h		2h			0h	1		1h		1: 12 bit
													2: 8 bit
1Bh	[1:0]	FREQ	0h				1	0h/1h		1			
				1h	N/A	N/A	1h	N/A	N/A	1h	N/A	N/A	8 ch LVDS
1Ch	[7:4]	OPORTSEL	1h	N/A	3h	N/A	N/A	3h	N/A	N/A	3h	N/A	4 ch LVDS
				N/A	N/A	4h	N/A	N/A	4h	N/A	N/A	4h	2 ch LVDS
001-	[7.0]	INCKCELO	001-					37.125 M					
89h	[7:0]	INCKSEL0	80h					= 54 MHz = 74.25 MH					
								37.125 M					
8Ah	[7:0]	INCKSEL1	0Fh				* /	= 54 MHz					
67 111	[1.0]	"TOTOLL!	0111		1	7	V (N)	= 74.25 MF					
								37.125 M					
8Bh	[7:0]	INCKSEL2	80h		λ	2	INCK	= 54 MHz	:: B0h				
				1		100	INCK =	74.25 MH	lz: 80h				
				INCK = 37.125 MHz: 08h									
8Ch	[7:0]	INCKSEL3	0Ch	INCK = 54 MHz: 0Ch									
			0				INCK =	: 74.25 MF	łz: 0Ch				
B0h	[1]	OVERLAP_RO	0h		Y .			0					
		I_EN											
Chip ID =													
54h	[7:0]	BLKLEVEL	03Ch		00Fh 03Ch 0F0h								Recommended
55h	[3:0]			1 OOF11 OSCII OF0II							value		

Initial AD = 8 bit AD = 10 bit AD = 12 bit					Setting value									
Address bit Register name Value 1 12 13 14 15 16 17 18 19				Initial		AD = 8 bit	t					AD = 12 b	it	-
Chip ID = 05h	Address	bit	Register name											Remarks
[0] FIDO_ROIH1ON 0 The horizontal setting of FIDO ROI area (1, y) (y = 1 to 2) 0: Disable 1: Enable					[frame/s]	[frame/s]		[frame/s]	[frame/s]		[frame/s]	[frame/s]	[frame/s]	
	Chip ID =	05h												
1		[0]	FID0_ROIH1ON	0			-) ROI area	(1, y) (y =	= 1 to 2)				
[2] FIDO_ROIH2ON 0 D: Disable 1: Enable [3] FIDO_ROIV2ON 0 D: Disable 1: Enable The vertical setting of FIDO ROI area (x, 2) (x = 1 to 2) O: Disable 1: Enable 10h [7:0] FIDO_ROIPH1 0000h Designation of horizontal cropping position for FIDO on area (1, y) (y = 1 to 2) *Set the value of multiple of 4 12h [7:0] FIDO_ROIPV1 0000h PIDO_ROIPV1 0000h Designation of horizontal cropping position for FIDO on area (x, 1) (x = 1 to 2) *Set the value of multiple of 4 Designation of horizontal cropping position for FIDO on area (x, 1) (y = 1 to 2) *Set the value of multiple of 4 Designation of horizontal cropping size for FIDO on area (1, y) (y = 1 to 2) *Set the value of multiple of 4 Designation of horizontal cropping size for FIDO on area (x, 1) (x = 1 to 2) *Set the value of multiple of 4 Designation of vertical cropping size for FIDO on area (x, 1) (x = 1 to 2) *Set the value of multiple of 4 Designation of horizontal cropping position for FIDO on area (2, y) (y = 1 to 2) *Set the value of multiple of 4 Designation of horizontal cropping position for FIDO on area (2, y) (y = 1 to 2) *Set the value of multiple of 4 Designation of horizontal cropping position for FIDO on area (2, y) (y = 1 to 2) *Set the value of multiple of 4 Designation of horizontal cropping position for FIDO on area (2, y) (y = 1 to 2) *Set the value of multiple of 4 Designation of vertical cropping position for FIDO on area (x, 2) (x = 1 to 2) *Set the value of multiple of 4	00h	[1]	FID0_ROIV1ON	0				Ol area (x	, 1) (x = 1	to 2)				
Section Comparison Compar	OON	[2]	FID0_ROIH2ON	0		he horizontal setting of FID0 ROI area (2, y) (y = 1 to 2)								
11h [4:0] FIDD_ROIPV1 0000h *Set the value of multiple of 4		[3]	FID0_ROIV2ON	0				OI area (x	, 2) (x = 1	to 2)				
11h [4:0] 12h [7:0] 13h [3:0] 13h [3:0] 14h [7:0] 15h [4:0] 15h [4:0] 16h [7:0] 17h [3:0] 17h [3:0] 18h [7:0] 19h [4:0] 19h [3:0] 19h [3	10h	[7:0]	FIDO DOIDHA	0000h	Designati	on of horiz	zontal crop	oping posi	tion for FII	00 on area	a (1, y) (y	= 1 to 2)		
13h [3:0] FIDO_ROIPV1 000h *Set the value of multiple of 4 Designation of horizontal cropping size for FIDO on area (1, y) (y = 1 to 2) *Set the value of multiple of 4 Designation of horizontal cropping size for FIDO on area (1, y) (y = 1 to 2) *Set the value of multiple of 4 Designation of vertical cropping size for FIDO on area (x, 1) (x = 1 to 2) *Set the value of multiple of 4 Designation of horizontal cropping position for FIDO on area (2, y) (y = 1 to 2) *Set the value of multiple of 4 Designation of horizontal cropping position for FIDO on area (2, y) (y = 1 to 2) *Set the value of multiple of 4 Designation of vertical cropping position for FIDO on area (x, 2) (x = 1 to 2) *Set the value of multiple of 4	11h	[4:0]	FIDU_ROIPH1	0000n	*Set the v	alue of m	ultiple of 4	1						
13h [3:0] 14h [7:0] 15h [4:0] 15h [4:0] 16h [7:0] 17h [3:0] 18h [7:0] 19h [4:0] 19h [4:0] 19h [4:0] 19h [4:0] 19h [4:0] 19h [4:0] 19h [3:0] 19h [3	12h	[7:0]	EIDO POIDVA	000h	Designati	on of verti	ical croppi	ng positio	n for FID0	on area (x	x, 1) (x = 1	1 to 2)		
15h [4:0] FIDO_ROIWH1 0000h *Set the value of multiple of 4 16h [7:0] FIDO_ROIWV1 000h 17h [3:0] FIDO_ROIWV1 000h 18h [7:0] FIDO_ROIPH2 0000h 19h [4:0] FIDO_ROIPH2 0000h 18h [7:0] FIDO_ROIPV2 0000h 18h [7:0] FIDO	13h	[3:0]	TIDO_ROIF VI	00011	*Set the v	alue of m	ultiple of 4	ļ						
15h [4:0]			FID0 ROIWH1	0000h					for FID0 c	n area (1,	, y) (y = 1	to 2)		
17h [3:0] FID0_ROIWV1 000h *Set the value of multiple of 4 18h [7:0] FID0_ROIPH2 0000h *Set the value of multiple of 4 19h [4:0] FID0_ROIPH2 0000h *Set the value of multiple of 4 1Ah [7:0] FID0_ROIPV2 0000h *Set the value of multiple of 4 Designation of vertical cropping position for FID0 on area (x, 2) (x = 1 to 2) *Set the value of multiple of 4 Designation of vertical cropping position for FID0 on area (x, 2) (x = 1 to 2) *Set the value of multiple of 4		• •	20	333011										
17h [3:0] - Set the value of multiple of 4 18h [7:0]			FID0 ROIWV1	000h	_			•	FID0 on	area (x, 1)	(x = 1 to)	2)		
19h [4:0] FID0_ROIPH2 0000h *Set the value of multiple of 4 1Ah [7:0] FID0_ROIPV2 000h 1Bh [3:0] FID0_ROIPV2 000h *Set the value of multiple of 4 Designation of vertical cropping position for FID0 on area (x, 2) (x = 1 to 2) *Set the value of multiple of 4			_				•				<i>i</i> - , ,			
1Ah [7:0] 1Bh [3:0] 1Bh [3:0] 1Bh [7:0] 1Bh [7	-		FID0_ROIPH2	0000h	_				tion for FII	00 on area	a (2, y) (y	= 1 to 2)		
1Bh [3:0] FIDO_ROIPV2 0000 *Set the value of multiple of 4									. f FID0		0) (:: 4	1.4- 0)		
			FID0_ROIPV2	000h					1 IOI FIDO	on area (x, 2) (x = 1	1 10 2)		
Toh [4:0] Toh [4:0] Toh		• •							for FIDO o	n area (2	v) (v – 1	to 2)		
1Eh [7:0] 1Fh [3:0] FID0_ROIWV2 000h Designation of vertical cropping size for FID0 on area (x, 2) (x = 1 to 2) *Set the value of multiple of 4			FID0_ROIWH2	0000h	*Set the v	alue of m	ultiple of 4	l		1 4 6 (2,	, ,, (,, – ,	10 2)		
1Fh [3:0] FIDO_ROIWV2 000h *Set the value of multiple of 4					Designati	on of verti	ical croppi	ng size fol	FID0 on a	area (x, 2)	(x = 1 to	2)		
WA DAHENGI Ise only	1Fh	[3:0]	FID0_ROIWV2	000h	*Set the v	alue of m	ultiple of 4			, , ,	,	,		
CKI			CH	MA	OR	Inte	Gernal	USP	on	7				

Restrictions on ROI mode

The register settings should satisfy following conditions:

* Do not designate area like be overlap. ROIPH1 + ROIWH1 < ROIPH2 ROIPH2 + ROIWH2 ≤ 1456d

ROIPV1 + ROIWV1 < ROIPV2 ROIPV2 + ROIWV2 ≤ 1088d

* Set the horizontal and vertical setting in multiple of 4.

* Minimum width of the window is as below.

10 / 12 bit mode

ROIWH1 + ROIWH2 ≥ 260d

8 bit mode

ROIWH1 + ROIWH2 ≥ 516d

8 / 10 / 12 bit mode ROIWV1 + ROIWV2 ≥ 4d

Frame rate on ROI mode

Frame rate [frame/s] = 1 / (("Number of lines per frame" or VMAX) x (1 H period))

- * Number of lines per frame or VMAX = ROIWV1 + ROIWV2 + 42
- * 1 H period: Change according to the data rate settings and the number of LVDS channels. Calculate by number of INCK in 1 H and the period of INCK.


The example of ROI setting is shown below.

ROIWV1 + ROIWV2 = 600

ROIWV1 + ROIWV2 = 4 (minimum value)

Frame rate List of each setting

	1 H per	iod [µs]	Frame rate [frame/s]							
Register settings No. in register list	FREQ	FREQ	Total number o	f ROI: 600 [line]	Total number	of ROI: 4 [line]				
iii register list	0h	1h	FREQ = 0h	FREQ = 1h	FREQ = 0h	FREQ = 1h				
*1	3.21	5.87	485.94	265.26	6782.06	3702.13				
*2	5.71	10.88	272.77	143.14	3806.91	1997.69				
*3	10.72	20.90	145.29	74.52	2027.80	1040.03				
*4	3.91	7.14	398.81	218.22	5565.97	3045.53				
*5	7.00	13.47	222.41	115.65	3104.10	1614.13				
*6	13.33	25.99	116.82	59.92	1630.43	836.34				
*7	5.33	8.40	292.06	185.34	4076.09	2586.75				
*8	8.24	15.92	188.98	97.85	2637.47	1365.59				
*9	15.76	31.03	98.85	50.20	1379.60	700.58				



Drive Timing Chart for Serial Output in ROI Mode

ROI Overlap mode

This Sensor has ROI function that signals are cut out and read out in multi arbitrary positions.

Cropping position can set maximum 2 areas, regarding effective pixel start position as origin (0, 0) in all pixel scan mode. Cropping is available from All-pixel scan mode and horizontal period are fixed to the value for this mode. These cropped areas by horizontal cropping setting (ROI (1, y) to ROI (2, y)) are output with left justified and that extends the horizontal blanking period. In vertical cropping area (ROI (x, 1) to ROI (x, 2)), the number of image data is also output from cropping start line and the frame rate can be adjusted by changing the number of input XVS lines in slave mode or changing register VMAX in master mode.

One invalid frame is generated when the ROI area changing size or cropping address.

ROI image is shown in the figure below.

In case of Vertical / Horizontal 1/2 subsampling mode, this sensor doesn't support ROI mode.

This section is written in case of all-pixel scan mode for example on this document.





Image Drawing of Designated Areas in ROI Overlap Mode (FREQ = 0, 8 ch LVDS)



Details of Image Drawing (FREQ = 0, 8 ch LVDS)

Register List of ROI Overlap mode

Please set ROI mode to the settings other than the following.

					Setting value								
Address	bit	Register	Initial	AD = 8 bit			AD = 10 bit			AD = 12 bit			Remarks
Address	DIL	name	Value	*1	*2	*3	*4	*5	*6	*7	*8	*9	Remarks
				[frame/s]	[frame/s]	[frame/s]	[frame/s]	[frame/s]	[frame/s]	[frame/s]	[frame/s]	[frame/s]	
Chip ID =	= 02h												
B0h	[1]	OVERLAP_ ROI_EN	0h		1h								
Chip ID :	= 04h												
74h	[7:0]	VOPB_VBL	05B0h		VODD off active area and V Display width active								
75h	[4:0]	K_HWIDTH	USBUN		VOPB effective area and V Blank width setting								
76h	[7:0]	FINFO_HW	0500h		FINFO width setting								
77h	[4:0]	IDTH	USUUN				FIINF	o width se	aung				

Restrictions on ROI mode

The register settings should satisfy following conditions:

* Do not designate area like be overlap.

ROIPH1 + ROIWH1 ≤ 1456d ROIPH2 + ROIWH2 ≤ 1456d

ROIPV1 + ROIWV1 ≤ 1088d ROIPV2 + ROIWV2 ≤ 1088d

16d ≤ VOPB_VBLK_HWIDTH ≤ 1504d

FINFO_HWIDTH ≤ 1504d

GROUP, MC. * Set the horizontal, vertical, VOPB width and FINFO width setting in multiple of 4.

* Minimum output width is as below. 10 / 12 bit mode Minimum horizontal output width ≥ 260d

FINFO_HWIDTH ≥ 260d

8 bit mode

Minimum horizontal output width ≥ 516d FINFO_HWIDTH ≥ 516d

8 / 10 / 12 bit mode Minimum vertical output width ≥ 4d

Frame rate on ROI mode

Frame rate [frame/s] = 1 / (("Number of lines per frame" or VMAX) x (1 H period)) When the maximum vertical output width is 600 or 4 lines, refer to ROI mode.


Vertical / Horizontal 1/2 Subsampling mode

V direction and H direction must be set in this mode.

Register List of Vertical / Horizontal 1/2 subsampling mode

Please set All-pixel scan mode to the settings other than the following.

							S	etting valu	ie				Dl	
					AD = 8 bit		,	AD = 10 bi	t		AD = 12 bi	it	Remarks	
Address	bit	Register name	Initial	581.2	523.5	293.3	506.8	436.9	239.0	319.9	319.9	203.0	FREQ = 0h	
Address	Dit	register riame	Value	[frame/s]	[frame/s]	[frame/s]	[frame/s]	[frame/s]	[frame/s]	[frame/s]	[frame/s]	[frame/s]	TINEQ = 011	
				498.8	285.3	153.7	408.7	234.6	124.2	319.9	199.2	104.5	FREQ = 1h	
				[frame/s]	[frame/s]	[frame/s]	[frame/s]	[frame/s]	[frame/s]	[frame/s]	[frame/s]	[frame/s]	TINEQ = III	
Chip ID :	= 02h													
				0h	N/A	N/A	0h	N/A	N/A	0h	N/A	N/A	8 ch LVDS	
05h	[7:4]	STBLVDS	0h	N/A	2h	N/A	N/A	2h	N/A	N/A	2h	N/A	4 ch LVDS	
				N/A	N/A	3h	N/A	N/A	3h	N/A	N/A	3h	2 ch LVDS	
	[2:0]	WINMODE	0h					1h					Subsamplin	
oDt-	[3:0]	WINWODE	on					In					g mode	
0Dh	F 41	HMODE	0					1					Subsamplin	
	[4]	HIVIODE	U					ı					g mode	
10h	[7:0]													
11h	[7:0]	VMAX	46Ah					24Ah	(586 line	
12h	[3:0]													
14h	[7:0]	LIMAN	4001-	0DAh	0F2h	1BCh	0FAh	122h	212h	18Ch	18Ch	270h	FREQ = 0h	
15h	[7:0]	HMAX	122h	0FEh	1B0h	338h	136h	21Ch_	3FCh	18Ch	27Ch	4BCh	FREQ = 1h	
1Bh	[1:0]	FREQ	0h		•		•	0h / 1h	•	•		•		
				1h	N/A	N/A	1h	N/A	N/A	1h	N/A	N/A	8 ch LVDS	
1Ch	1Ch [7:4]	7:4] OPORTSEL	7:4] OPORTSEL 1	1h	N/A	3h	N/A	N/A	3h	N/A	N/A	3h	N/A	4 ch LVDS
		[7.4] OFORTSEL		IJ OPORTSEL		N/A	N/A	4h	N/A	N/A	4h	N/A	N/A	4h



Pixel Array Image Drawing in Vertical / Horizontal 1/2 subsampling mode (FREQ = 0, 8 ch LVDS)

Description of Various Function

Standby mode


This sensor stops its operation and goes into standby mode which reduces the power consumption by writing "1" to the standby control register STANDBY. Standby mode is also established after power-on or other system reset operation.

Register List of Standby setting

	Register details						
Register	Chip ID	Address (): I ² C	bit	Initial value	Setting value	Remarks	
STANDBY	02h	00h (3000h)	[0]	1h	1h: Standby 0h: Operating	Register communication is executed even in standby mode.	

The serial communication registers hold the previous values. However, the address registers transmitted in standby mode are overwritten. The serial communication block operates even in standby mode, so standby mode can be canceled by setting the STANDBY register to "0". Some time is required for sensor internal circuit stabilization after standby mode is canceled. For details on the sequence of setting and cancel of standby mode, see the sensor setting flow after power on.

After standby mode is canceled, a normal image is output from the 9 frames after internal regulator stabilization (1 ms or more).



Sequence from Standby Cancel to Stable Image Output



Slave Mode and Master Mode

The sensor can be switched between slave mode and master mode.

The switching is made by the XMASTER pin. Establish the XMASTER pin status before canceling the system reset. (Do not switch this pin status during operation.)

Input a vertical sync signal to XVS and input a horizontal sync signal to XHS when a sensor is in slave mode.

For sync signal interval, input data lines to output for vertical sync signal and 1H period designated in each operating mode for horizontal sync signal. See the section of "Readout Drive mode" for the number of output data line and 1H period.

Set the XMSTA register to "0" in order to start the operation after setting to master mode. In addition, set the count number of sync signal in vertical direction by the VMAX [19:0] register and the clock number in horizontal direction by the HMAX [15:0] register. See the description of operation mode for details of the section of "Readout Drive Modes".


Pin Processing

Pin name	Pin processing	Operation mode	Remarks	
VMA CTED min	Low fixed	Master mode	High: OV _{DD}	
XMASTER pin	High fixed	Slave mode	Low: GND	

Register List of Slave Mode and Master Mode

	Reg	jister details		Initial		
Register	Chip ID	Address (): I ² C	Bit	value	Setting value	Remarks
XMSTA		0Ah (300Ah)	[0]	1h	1h: Master operation ready (Initial value) 0h: Master operation start	The master operation starts by setting 0.
VMAX [19:0]	02h	10h (3010h) 11h (3011h) 12h (3012h)	[7:0] [7:0] [3:0]	0046Ah	See the item of each drive mode	Line number per frame designated (Master mode and Slave mode common setting.)
HMAX [15:0]	14.	14h (3014h) 15h (3015h)	[7:0] [7:0]	0122h	See the item of each drive mode	Clock number per line designated (Master mode and Slave mode common setting.)

XVS / XHS Output Waveform in Master Mode



Gain Adjustment Function


PGC

The Programmable Gain Control (PGC) of this device consists of the analog block and digital block. The total of analog gain and digital gain can be set up to 48 dB by the GAIN [8:0] register setting. The value which is ten times the gain is set to register.

Example)

When set to 6 dB:


 $6 \times 10 = 60d$, GAIN = 03Ch



Register List of Gain setting

Pogiator	Re	gister details		Initial	Setting value	Remarks	
Register	Chip ID	Address (): I ² C	bit	value	Setting range	Remarks	
CAIN [9:0]	04h	04h (3204h)	[7:0]	000h	000h to 1E0h	Setting value:	
GAIN [8:0]	0411	05h (3205h)	[0]	UUUII	(0d to 480d)	Gain [dB] × 10	

Gain Reflection Timing is changed by the set value of GAINDLY as shown below.



Gain Reflection Timing

Black Level Adjustment Function

The black level offset (offset variable range: 000h to 1FFh) can be added relative to the data in which the digital gain modulation was performed by the BLKLEVEL [11:0] register. When the BLKLEVEL [11:0] setting is increased by 1 LSB, the black level is increased by 1 LSB.

* Use with values shown below is recommended.

8 bit output: 00Fh (15 d) 10 bit output: 03Ch (60 d) 12 bit output: 0F0h (240 d)

Register List of Black level adjustment

	Re	gister details		11411			
Register	Chip ID	Address ():I ² C	bit	Initial value	Setting value		
DUZI EVEL MAJOL	04h	54h (3254h)	[7:0]	0204	000h to FFFh		
BLKLEVEL [11:0]		55h (3255h)	[3:0]	- 03Ch	000h to FFFh		
	HINA	OAHE	erna	inse of	P. A.		


SONY IMX273LQR-C

Horizontal / Vertical Normal Operation and Inverted Operation


The sensor readout direction (normal / inverted) in vertical direction can be switched by the VREVERSE register setting and sensor readout direction (normal / inverted) in horizontal direction can be switched by the HREVERSE register setting. See the section of "Readout Drive Modes" for the order of readout lines in normal and inverted modes.

Register List of Readout Drive Direction setting

	Register details			locial of	
Register	Chip ID	Address (): I ² C	bit	Initial value	Setting value
VREVERSE	026	0Eh	[0]	0h	0h: Normal (Initial value) 1h: Inverted
HREVERSE	02h	(300Eh)	[1]	0h	0h: Normal (Initial value) 1h: Inverted



Normal and Inverted Drive Outline in Vertical Direction (TOP VIEW)



Normal and Inverted Drive Outline in Horizontal Direction (TOP VIEW)

SONY IMX273LQR-C

Shutter and Integration Time Settings

This sensor has a global shutter function that integrates to all line collectively by using memory in each pixel. This sensor has a variable electronic shutter function that can control the integration time in line units for adjust the exposure time. This sensor transferred signal to memory in pixel after the exposure (memory transfer), then this sensor performs output in which readout operation is performed sequentially for each line in sync with the XHS signal. This sensor has trigger mode that can be controlled exposure start timing and memory transfer timing by trigger.

Note) For integration time control, an image which reflects the setting is output from the frame after the setting changes.

In this item, the shutter operation and storage time are shown as in the figure below with the time sequence on the horizontal axis and the vertical address on the vertical axis. For simplification, shutter and readout operation are noted in line units.




Image Drawing of Global Shutter (Normal mode) Operation




Image Drawing of Global Shutter (Sequential Trigger mode) Operation

Global Shutter (Normal Mode) Operation

The integration time can be controlled by varying the electronic shutter timing. In the electronic shutter settings, the integration time is controlled by the SHS [19:0] register. For setting value of SHS [19:0], see the table "List of Exposure Setting". When the sensor is operating in slave mode, the number of lines per frame is determined by the XVS interval (number of lines), using the input XHS interval as the line unit. When the sensor is operating in master mode, the number of lines per frame is determined by the VMAX [19:0] register. The number of lines per frame differs according to the operating mode.

Calculation Formula of Exposure Time

Exposure time [s] = (1 H period) × (Number of lines per frame - SHS) + 14.26 [μ s]^{*1}: Exposure time error (toffset)

Register List of Shutter setting


	F	Register details	3				
Register	Chip ID	Address ():I ² C	bit	Initial value	Setting value		
		10h (3010h)	[7:0]		·C1·		
VMAX [19:0]	02h	11h (3011h)	[7:0]	0046Ah	Set the number of lines per frame (only in master mode)		
		12h (3012h)	[3:0]		R		
	0211	8Dh (308Dh)	[7:0]	0			
SHS [19:0]		8Eh (308Eh)	[7:0]	0000Eh	Sets the shutter sweep time. memory wait time to (Number of lines per frame -		
		8Fh (308Fh)	[3:0]	o ce			
		AADA	Ker	Mallin			
	CHI						

List of Exposure Setting

Drive mode	memory wait time [H]	Number of lines per frame [DEC]	SHS Setting value [DEC]	Exposure Setting value [H]	8 ch LVDS / Maximum frame rate						
					Frame rate [frame/s]			Actually exposure [ms]*4			
					8 bit	10 bit	12 bit	8 bit	10 bit	12 bit	
	14	1130	1129	1	276.0	226.5	165.9	0.017	0.018	0.020	
All-pixel			1128	2				0.021	0.022	0.025	
				•••				•••			
			15	1115				3.588	4.369	5.961	
			14	1116				3.591	4.373	5.966	
	14	V _{TR} *1	V _{TR} -1	1				0.017	0.018	0.020	
ROI Overlap ROI			V _{TR} -2	2				0.021	0.022	0.025	
			•••	•••	*2						
			15	V _{TR} -15					*3		
			14	V _{TR} -14				_			

 $^{^{*1}}$ V_{TR} = ROIWV1 + ROIWV2 + 42

^{*4} INCK frequency is input by typical value, and toffset (14.26 [µs]) is included.



^{*2} For the frame rate, see the section "ROI mode" in "Readout Drive Mode".

^{*3} Conform to the calculation formula of exposure time. (Number of lines per frame = V_{TR})

IMX273LQR-C



Global Shutter (Sequential Trigger Mode) Operation

The integration time can be controlled by varying the pulse width that is input to XTRIG pin. The pulse width designated in XHS unit [H]. For the transition from normal mode to trigger mode, set 1 to the register TRIGEN. The XVS input signal is ignored during trigger mode operating. In case of inputting trigger continuously, there are period which prohibit the trigger rise input (t_{TGPD}) and fall input (t_{TGES}) based on the previous trigger rise. When the trigger rise is input before the rise input prohibited period (t_{TGPD}), interrupt operation starts. This function is slave mode only. The number of lines per frame differs according to the operating mode.

Calculation Formula of Exposure Time

Exposure time [s] = (XTRIG low level pulse width $[H]^{*2}$) + 14.26 $[\mu s]^{*1}$

*1: Exposure time error (toffset)

*2: Low level pulse width is counted by XHS pulse.

Register List of shutter setting

	Register details			Initial			
Register	Chip ID	Address (): I ² C	bit	value	Setting value		
XMSTA	02h	0Ah (300Ah)	[0]	1h	Setting of master mode operation 0: Master mode operation start 1: Master mode operation stop		
TRIGEN	02h	0Bh (300Bh)	[0]	0h	0h: Global shutter (normal mode) 1h: Global shutter (trigger mode)		
VINT_EN	02h	AAh (30AAh)	[0]	2—1h	Setting of Interrupt mode in Trigger Mode 0: V interrupt is disable 1: V interrupt is enable		

Parameter List of Global Shutter (Sequential Trigger Mode)

Item	Symbol	Min.	Тур.	Max.	Unit
Integration start delay	tтgsт	2	_	3	Η
Integration end delay	t TGED	2 + toffset	_	3 + toffset	Η
Pulse width	t _{TGSE}	1	_	_	Ι
Next trigger fall prohibited period (All-pixel, ROI, 1/2 Subsampling)	t TGES	17	_	_	Η
Next trigger rise prohibited period (All-pixel)		1130			
Next trigger rise prohibited period (1/2 Subsampling)	t _{TGPD}	586	_	_	Н
Next trigger rise prohibited period (ROI)		V _{TR} *1	_	_	1
Data output delay (All-pixel / ROI)	tTGDLY	_	29	_	Η

 $^{^{*1}}$ V_{TR} = ROIWV1 + ROIWV2 + 42

SONY




Image Drawing of Global Shutter (Sequential Trigger Mode)

Interrupt Operation

In case of VINT_EN = 1h, the image drawing when the interrupt operation is generated is shown below. When the trigger is raised again and the next frame is output during read of the frame for which read was started by a trigger rise (Frame 1 in the figure below), Frame 1 becomes an invalid frame. Trigger timing of interrupt generating corresponds to t_{TGPD} in Parameter List of Global Shutter (Trigger Mode)

In case of VINT_EN = 0h, both of the rising edge and the falling edge of the trigger signal are ignored in t_{TGPD} (Prohibit period).




Image Drawing of Interrupt Operation in Global Shutter (Sequential Trigger Mode)

Global Shutter (Fast Trigger Mode) Operation

Fast trigger mode is the trigger mode that starts exposure at fall of XTRIG immediately. This mode supports Master mode only.

Calculation Formula of Exposure Time

Exposure time [s] = (XTRIG low level pulse width [μ s]) + 14.26 [μ s]^{*1}: Exposure time error (t_{OFFSET})

Register List of shutter setting

	Register details			Initial			
Register	Chip ID	Address (): I ² C	bit	value	Setting value		
XMSTA		0Ah (300Ah)	[0]	1h	Setting of master mode operation 0: Master mode operation start 1: Master mode operation stop		
TRIGEN		0Bh (300Bh)	[0]	0h	0h: Global shutter (normal mode) 1h: Global shutter (trigger mode)		
SYNCSEL	02h	36h (3036h)	[5:4]	0h	XHS, XVS pin setting 0h: Normal Output 3h: Hi-Z		
LOWLAGTRG		AEh (30AEh)	[0]	Oh	Selection of trigger mode 0: Except for Fast trigger mode 1: Fast trigger mode		

Parameter List of Global Shutter (Fast Trigger Mode)

Item	Symbol	Min.	Тур.	Max.	Unit
Integration start delay	tтgsт	1	_	0.05	μs
Integration end delay	t TGED		_	0.05 + toffset	μs
Pulse width	t _{TGSE}	0.05	_	_	μs
Next trigger rise / fall prohibited period (All-pixel)		1142	_	_	
Next trigger rise / fall prohibited period (1/2 Subsampling)	t TGPD	598			Н
Next trigger rise / fall prohibited period (ROI)		V _{TR} *1	_	_	
Data output delay (All-pixel / ROI)	t _{TGDLY}	_	29	_	Н

 $^{^{*1}}$ V_{TR} = ROIWV1 + ROIWV2 + 54




Image Drawing of Global Shutter (Fast Trigger Mode) (4-wire)

CHINA DAHERRALUSE ORIN



Mode Transitions of Global Shutter Operation

The sensor can be switched between normal mode and trigger mode in global shutter operation by setting the register TRIGEN. The sensor will transition to normal mode or trigger mode 14H after the register TRIGEN is set. (The XVS and XTRIG input during transition are prohibited.)

In case of Fast Trigger mode, the mode transition must be done via sensor standby.

Transition from Normal Mode to Sequential Trigger Mode

The sensor will transition from normal mode to trigger mode after setting 1d to register TRIGEN. The XVS input is ignored after transition to trigger mode. Trigger input is prohibited for a 14H period after the register TRIGEN is set. When TRIGEN is set during data read, read operation is stopped and that frame becomes an invalid frame.

* The communication is available till 9 H period only when sensor transition to the Trigger mode.




Image Drawing of Transition from Normal Mode to Sequential Trigger Mode

Transition from Sequential Trigger Mode to Normal Mode

The sensor will transition from trigger mode to normal mode after setting 0d to register TRIGEN. Start XVS input after transition to normal mode. Set TRIGEN after Next trigger rise prohibited period (ttgpd) has passed. When TRIGEN is set before ttgpd, read operation is stopped and that frame becomes an invalid frame.




Image Drawing of Transition from Sequential Trigger Mode to Normal Mode



Pulse Output Function

This sensor has a pulse output function that indicates each state of shutter operation. The pulse output from TOUT1 pin and TOUT2 pin. The rise timing and fall timing of pulse are set by Register. For the reference point (The timing when register value set to 0) to be set, see the table "List of Reference point". The pulse is output asynchronously with other signals on the basis of the sensor internal timing shown in the "List of Reference point". This function doesn't support Fast Trigger mode.

Register List of Pulse Output Function

	R	egister details		Initial		
Register	Chip ID	Address (): I ² C	bit	value	Setting value	
TOUT1SEL [1:0]		26h	[1:0]	0h	TOUT1 pin setting Oh: Low fixed 3h: Pulse output	
TOUT2SEL [1:0]		(3026h)	[3:2]	0h	TOUT2 pin setting Oh: Low fixed 3h: Pulse output	
TRIG_TOUT1_SEL [2:0]		29h	[2:0]	0h	TOUT1 pin output selection Oh: Low fixed 1h: Pulse1 output	
TRIG_TOUT2_SEL [2:0]		(3029h)	[6:4]	0h	TOUT2 pin output selection Oh: Low fixed 2h: Pulse2 output	
PULSE1_EN_NOR			[0]	0	Pulse1 enable in normal mode 0: disable 1: enable	
PULSE1_EN_TRIG		6Dh (306Dh)	[1]	0	Pulse1 enable in trigger mode 0: disable 1: enable	
PULSE1_POL			[2]	20	Pulse1 polarity selection 0: High active 1: Low active	
PULSE1 UP [19:0]	ULSE1_UP [19:0] 02h ULSE1_DN [19:0]	70h (3070h) 71h	[7:0] [7:0]	00000h	Pulse1 active period start timing setting Designated in line units from reference point	
		(3071h) 72h (3072h)	[3:0]	150	Designated in line drints from reference point	
PULSE1_DN [19:0]		02h	02h	74h (3074h) 75h (3075h) 76h	[7:0] [7:0]	00000h
	NA	(3076h)	[3:0]		Pulse2 enable in normal mode	
PULSE2_EN_NOR			[0]	0	0: disable 1: enable	
PULSE2_EN_TRIG		79h	[1]	0	Pulse2 enable in trigger mode 0: disable 1: enable	
PULSE2_POL	'	(3079h)	[2]	0	Pulse2 polarity selection 0: High active 1: Low active	
			[3]	0	Fixed to 1	
		7Ch (307Ch)	[7:0]			
PULSE2_UP [19:0]	7Dh (307Dh)	[7:0]	00000h	Pulse2 active period start timing setting Designated in line units from reference point		
		7Eh (307Eh)				
		80h (3080h)	[7:0]			
PULSE2_DN [19:0]		81h (3081h)	81h (3081h) [7:0]		Pulse2 active period end timing setting Designated in line units from reference point	
		82h (3082h)	[3:0]			



List of Reference Point

	Normal mode	Trigger mode
Reference point of Pulse1	XVS fall edge in N frame	Fall edge of input trigger
Reference point of Pulse2	XVS fall edge in N +1 frame	Rise edge of input trigger




Image Drawing of Pulse Output Function in Global Shutter (Normal Mode)

In normal mode, TOUT1 and TOUT2 are output alternately each time inputting XVS.




Image Drawing of Pulse Output Function in Global Shutter (Sequential Trigger Mode)

Signal Output

Output Pin Settings

This sensor supports Low voltage LVDS serial (2 ch / 4 ch / 8 ch switching) DDR output. In addition, the data rate per channel is adjustable. The table below shows the output format settings.

Register List of Output Settings

	Re	gister details		Initial	
Register	Chip ID	Address (): I ² C	bit	value	Setting value
STBLVDS [3:0]		05h (3005h)	[7:4]	0h	The un-using LVDS channel go into standby
FREQ [1:0]	02h	1Bh (301Bh)	[1:0]	0h	Frame rate adjust
OPORTSEL [3:0]		1Ch (301Ch)	[7:4]	1h	Output channel selection (Refer the list of output setting below)

Output Pins for Low Voltage LVDS Serial

		// A *			
	Low voltage LVDS serial DDR output				
Output pins	2 ch	4 ch	8 ch		
DLOPA1 / DLOMA1	Hi-Z	→ Hi-Z	Ch 7		
DLOPB1 / DLOMB1	Hi-Z	Hi-Z	Ch 5		
DLOPC1 / DLOMC1	Hi-Z	Ch 3	Ch 3		
DLOPD1 / DLOMD1	Ch 1	Ch 1	Ch 1		
DLOPE1 / DLOME1	Ch 2	Ch 2	Ch 2		
DLOPF1 / DLOMF1	Hi-Z Q	Ch 4	Ch 4		
DLOPG1 / DLOMG1	Hi-Z	Hi-Z	Ch 6		
DLOPH1 / DLOMH1	Hi-Z	Hi-Z	Ch 8		
DLCKP1 / DLCKM1	DCK1	DCK1	DCK1		


Low-voltage LVDS serial 2 ch / 4 ch / 8 ch output format is shown in the figure below.

When setting 2 ch, after four data of SAV is output in the order of CH1 to CH2 pixel data is repeatedly output in the same order and then four data of EAV is output in the same order to CH1 to CH2 respectively.

When setting 4 ch, after four data of SAV is output in the order of CH1 to CH4 pixel data is repeatedly output in the same order and then four data of EAV is output in the same order to CH1 to CH4 respectively.

When setting 8 ch, output in a format similar to the 2 ch and 4 ch output as shown below.

Data is sent MSB first. For details, see drive timing in each mode in the section of "Readout Drive Mode".




Output Format of Low voltage LVDS Serial 2 ch / 4 ch / 8 ch

Output Pin Bit Width Selection


The output pin width can be selected from 8-bit, 10-bit or 12-bit output using register ADBIT, ODBIT. Sync code is output according to bit width setting of these register.

Register List of Bit Width Selection


	Re	gister details		Initial		
Register	Chip ID	Address (): I ² C	bit	value	Setting value	Remarks
ADBIT	006	0Ch (300Ch)	[1:0]	0h	0h: 10 bit 1h: 12 bit 2h: 8 bit	Set same value to both
ODBIT	02h	16h (3016h)	[1:0]	0h	0h: 10 bit 1h: 12 bit 2h: 8 bit	ADBIT and ODBIT



Example of Data format in low-voltage LVDS serial 8-bit output



Example of Data format in low-voltage LVDS serial 10-bit output



Example of Data format in low-voltage LVDS serial 12-bit output

Output Signal Range

The sensor output has either a 8-bit or 10-bit or 12-bit gradation, but output is not performed over the full range, and the maximum output value is the "FFh - 1" (8-bit output), the "3FFh - 1" (10-bit output) and the "FFFh - 1" (12-bit output). The minimum value is 001h. The output range for each output gradation is shown in the table below. The maximum level and the minimum level are output only in the sync code. See the item of "Sync Codes" in the section of "Operating Modes" for the sync codes.

Output Gradation and Output Range

Output and dation	Output v	/alue
Output gradation	Min.	Max.
8 bit	01h	FEh
10 bit	001h	3FEh
12 bit	001h	FFEh




Register Hold Setting

Register setting can be transmitted with divided to several frames and it can be reflected globally at a certain frame by the register REGHOLD. Setting REGHOLD = 1 at the start of register communication period prevents the registers that are set thereafter from reflecting at the frame reflection timing. The registers that are set when setting REGHOLD = 1 are reflected globally by setting REGHOLD = 0 at the end of communication period of the desired frame to reflect the register.

Register List of Register Hold

	Reg	gister details		Initial	
Register	Chip ID	Address (): I ² C	bit	value	Setting value
REGHOLD	02h	08h (3008h)	[0]	0h	0h: Invalid 1h: Valid (Register hold)



SONY

IMX273LQR-C

Mode Transition

The Mode transition between operations is shown below. These examples shown in case that setting is completed within one communication timing.

List of Mode Transition

	State		
ROI	\rightarrow	All-pixel	Via the Standby state
All-pixel	is unnecessary		
- Transition between modes other that - Change the input frequency of INCK	Via the standby state		
- Change the register setting noted "S" in the reflection timing column of the Register is necessary Map.			

When changing input INCK frequency, care should be taken not to be input pulses whose width are shorter than the High / Low level width in front and behind of the INCK pulse at the frequency change. If the pulses above generate at the frequency change, change INCK frequency during system reset in the state of XCLR = Low, and then perform system clear in the state of XCLR = High following the item of "Power on sequence" in the section of "Power on / off sequence". Execute initial setting again because the register settings become default state after system clear.

Other Function

This sensor has the function as below. About detail, refer to each application note.

- Multi Frame Set Output mode (2 / 4 frame)
- Multi Exposure Trigger mode
- Multi Frame ROI (Multi Exposure + ROI) mode
- Driving Low Power Consumption at longtime exposure
- Simple Thermometer
- Gradation Compression
- Pattern Generator (Refer to Support Package)
- Additional Function of Synchronizing Sensors

Extension Function

Use these function after enough checks and evaluation.

- Black Level Auto Adjust Off
- Short Exposure Mode




Power-on and Power-off Sequence

Power-on sequence

Follow the sequence below to turn On the power supplies.


- 1. Turn On the power supplies so that the power supplies rise in order of 1.2 V power supply (DVDD) → 1.8 V power supply (OVDD) → 3.3 V power supply (AVDD). In addition, all power supplies should finish rising within 200 ms.
- 2. The register values are undefined immediately after power-on, so the system must be cleared. Hold XCLR at Low level for 500 ns or more after all the power supplies have finished rising. (The register values after a system clear are the default values.)
 In addition, hold XCE to High level during this period. Rise XCE after 1.8 V power supply (OVDD), so hold XCE at High level until INCK is input.
- 3. Start the input of INCK after turning the level of XCLR into the high.
- 4. Make the sensor setting by register communication after the system clear. A period of 0 μs or more should be provided after setting XCLR High before inputting the communication enable signal XCE.



Power-on Sequence

Power-off Sequence

Turn Off the power supplies so that the power supplies fall in order of 3.3 V power supply (AVDD) \rightarrow 1.8 V power supply (OVDD) \rightarrow 1.2 V power supply (DVDD). In addition, all power supplies should finish falling within 200 ms. Set each digital input pin (INCK, XCE, SCK, SDI, XCLR, XMASTER, XTRIG, SLAMODE, XVS, XHS) to 0 V or high impedance before the 1.8 V power supply (OVDD) falls.



Power-off Sequence


Recoult And Anti-Recount And Deliver And Printer And Anti-Recount Andrews An

Sensor Setting Flow

Setting Flow in Sensor Slave Mode

The figure below shows operating flow in sensor slave mode.

For details of "Power on" to "System clear", see the item of "Power on sequence" in this section. For details of "Standby cancel" to "Wait for image stabilization", see the item of "Standby mode". "Standby setting (power save mode) can be made by setting the STANDBY register to "1" during "Operation".




Sensor Setting Flow (Sensor Slave Mode)

Setting Flow in Sensor Master Mode

The figure below shows operating flow in sensor master mode.

For details of "Power on" to "System clear", see the item of "Power on sequence" in this section. For details of "Standby cancel" to "Wait for image stabilization", see the item of "Standby mode". In master mode, "Master mode start" by setting the master mode start register XMSTA to "0" after "Wait for internal regulator stabilization". "Standby setting (power save mode) can be made by setting the STANDBY register to "1" during "Operation". This time, set "master mode stop" by setting XMSTA to "1".




Sensor Setting Flow (Sensor Master Mode)

SONY


IMX273LQR-C

Peripheral Circuit

Analog Power Pins




Digital Power Pins



Pin D3 is power pin, but this pin isn't affected by noise and it is no problem that it is connected without capacitor.

Pin E5, E8, J5, and J8 are analog power pins. But these pins can be connected to the digital power pins. So, it describe on this page. These pins can be separated from the digital power pins.

Analog Other Pins



Digital I/O Pins

Pin E12, E13 are 3.3 V GND. But, these pins are I/O terminal GND. So, these pins describe on this page.


Application circuits shown are typical examples illustrating the operation of the devices. Sony Semiconductor Solutions Corporation cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party and other right due to same.

SDO (H3

SONY

IMX273LQR-C

Output pins



Spot Pixel Specifications


(Tj = 60 °C)

		Maximur	n distorted pixels	Measurement		
Type of distortion	Level	0 to II'	Effective OB	Ineffective OB	method	Remarks
Black and white pixels at high light	30 % ≤ D	12	No evaluation	n criteria applied	1	
White pixels in the dark	5.6 mV ≤ D	,	137	No evaluation criteria applied	2	1/30 s storage
Black pixels at signal saturated	D ≤ 700mV	0	No evaluation	n criteria applied	3	

Note) 1. Zone is specified based on all-pixel drive mode

- 2. D...Spot pixel level
- 3. See the Spot Pixel Pattern Specifications for the specifications in which pixel and black pixel are close.

Sport Pixel Zone Definition



Notice on White Pixels Specifications

After delivery inspection of CMOS image sensors, cosmic radiation may distort pixels of CMOS image sensors, and then distorted pixels may cause white point effects in dark signals in picture images. (Such white point effects shall be hereinafter referred to as "White Pixels".) Unfortunately, it is not possible with current scientific technology for CMOS image sensors to prevent such White Pixels. It is recommended that when you use CMOS image sensors, you should consider taking measures against such White Pixels, such as adoption of automatic compensation systems for White Pixels in dark signals and establishment of quality assurance standards. Unless the Seller's liability for White Pixels is otherwise set forth in an agreement between you and the Seller, Sony Semiconductor Solutions Corporation or its distributors (hereinafter collectively referred to as the "Seller") will, at the Seller's expense, replace such CMOS image sensors, in the event the CMOS image sensors delivered by the Seller are found to be to the Seller's satisfaction, to have over the allowable range of White Pixels as set forth above under the heading "Spot Pixels Specifications", within the period of three months after the delivery date of such CMOS image sensors from the Seller to you; provided that the Seller disclaims and will not assume any liability after you have incorporated such CMOS image sensors into other products.

Please be aware that Seller disclaims and will not assume any liability for (1) CMOS image sensors fabricated, altered or modified after delivery to you, (2) CMOS image sensors incorporated into other products, (3) CMOS image sensors shipped to a third party in any form whatsoever, or (4) CMOS image sensors delivered to you over three months ago. Except the above mentioned replacement by Seller, neither Sony Semiconductor Solutions Corporation nor its distributors will assume any liability for White Pixels. Please resolve any problem or trouble arising from or in connection with White Pixels at your costs and expenses.

[For Your Reference] The Annual Number of White Pixels Occurrence

The chart below shows the predictable data on the annual number of White Pixels occurrence in a single-story building in Tokyo at an altitude of 0 meters. It is recommended that you should consider taking measures against the annual White Pixels, such as adoption of automatic compensation systems appropriate for each annual number of White Pixels occurrence.

The data in the chart is based on records of past field tests, and signifies estimated number of White Pixels calculated according to structures and electrical properties of each device. Moreover, the data in the chart is for your reference purpose only, and is not to be used as part of any CMOS image sensor specifications.

Example of Annual Number of Occurrence

White Pixel Level (in case of integration time = $1/30 \text{ s}$) (Tj = $60 ^{\circ}\text{C}$)	Annual number of occurrence
5.6 mV or higher	4 pcs
10.0 mV or higher	2 pcs
24.0 mV or higher	1 pcs
50.0 mV or higher	1 pcs
72.0 mV or higher	1 pcs

- Note 1) The above data indicates the number of White Pixels occurrence when a CMOS image sensor is left for a year.
- Note 2) The annual number of White Pixels occurrence fluctuates depending on the CMOS image sensor storage environment (such as altitude, geomagnetic latitude and building structure), time (solar activity effects) and so on. Moreover, there may be statistic errors. Please take notice and understand that this is an example of test data with experiments that have being conducted over a specific time period and in a specific environment.
- Note 3) This data does not guarantee the upper limits of the number of White Pixels occurrence.

For Your Reference:

The annual number of White Pixels occurrence at an altitude of 3,000 meters is from 5 to 10 times more than that at an altitude of 0 meters because of the density of the cosmic rays. In addition, in high latitude geographical areas such as London and New York, the density of cosmic rays increases due to a difference in the geomagnetic density, so the annual number of White Pixels occurrence in such areas approximately doubles when compared with that in Tokyo.

Material_No.03-0.0.9


Measurement Method for Spot Pixels

After setting to standard imaging condition II, and the device driver should be set to meet bias and clock voltage conditions. Configure the drive circuit according to the example and measure.

1. Black or white pixels at high light

After adjusting the luminous intensity so that the average value VG of the Gb / Gr signal outputs is 580 mV, measure the local dip point (black pixel at high light, V_{IB}) and peak point (white pixel at high light, V_{IK}) in the Gr / Gb / R / B signal output Vi (i = Gr / Gb / R / B), and substitute the value into the following formula.

Spot pixel level D = ((ViB or ViK) / Average value of Vi) x 100 [%]



Signal output waveform of R / G / B channel

2. White pixels in the dark

Set the device to a dark setting and measure the local peak point of the signal output waveform, using the average value of the dark signal output as a reference.

3. Black pixels at signal saturated

Set the device to operate in saturation and measure the local dip point, using the OB output as a reference.



Signal output waveform of R / G / B channel

Spot Pixel Pattern Specification

White Pixel, Black Pixel and Bright Pixel are judged from the pattern whether they are allowed or rejected, and counted.

List of White Pixel, Black Pixel and Bright Pixel Pattern


No.	Pattern	White pixel Black pixel Bright pixel
1		Rejected
2		Rejected

Note) 1. "● " shows the position of white pixel, black pixel and bright pixel.

White pixel, black pixel and bright pixel are specified separately according the pattern. (Example: If a black pixel and a white pixel is in the pattern No.1 respectively, they are not judged to be rejected.)

- 2. When one or more spot pixels indicated "Rejected" is selected and removed.
- 3. Spot pixels other than described in the table above are all counted including the number of allowable spot pixels by zone.

Marking



Note: Following characters enter into "Y", and "Z". (No Au coat) Y: In English upper case character, One character Z: Number, single number

DRAWING No. AM-C273LQR(2D)

Notes On Handling

1. Static charge prevention

Image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- (1) Either handle bare handed or use non-chargeable gloves, clothes or material. Also use conductive shoes.
- (2) Use a wrist strap when handling directly.
- (3) Install grounded conductive mats on the floor and working table to prevent the generation of static electricity.
- (4) Ionized air is recommended for discharge when handling image sensors.
- (5) For the shipment of mounted boards, use boxes treated for the prevention of static charges.

2. Protection from dust and dirt

Image sensors are packed and delivered with care taken to protect the element glass surfaces from harmful dust and dirt. Clean glass surfaces with the following operations as required before use.

- (1) Perform all lens assembly and other work in a clean environment (class 1000 or less).
- (2) Do not touch the glass surface with hand and make any object contact with it.

 If dust or other is stuck to a glass surface, blow it off with an air blower.

 (For dust stuck through static electricity, ionized air is recommended.)
- (3) Clean with a cotton swab with ethyl alcohol if grease stained. Be careful not to scratch the glass.
- (4) Keep in a dedicated case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- (5) When a protective tape is applied before shipping, remove the tape applied for electrostatic protection just before use. Do not reuse the tape.

3. Installing (attaching)


- (1) If a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the bottom of the package. Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive.
- (2) The adhesive may cause the marking on the rear surface to disappear.
- (3) If metal, etc., clash or rub against the package surface, the package may chip or fragment and generate dust.
- (4) Acrylate anaerobic adhesives are generally used to attach this product. In addition, cyanoacrylate instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives to hold the product in place until the adhesive completely hardens. (Reference)
- (5) Note that the sensor may be damaged when using ultraviolet ray and infrared laser for mounting it.

4. Recommended reflow soldering conditions

The following items should be observed for reflow soldering.

(1) Temperature profile for reflow soldering

Control item	Profile (at part side surface)
1. Preheating	150 to 180 °C 60 to 120 s
2. Temperature up (down)	+4 °C/s or less (- 6 °C/s or less)
3. Reflow temperature	Over 230 °C 10 to 30 s Max. 5 °C/s
4. Peak temperature	Max. 240 ± 5 °C



(2) Reflow conditions

- (a) Make sure the temperature of the upper surface of the seal glass resin adhesive portion of the package does not exceed 245 °C.
- (b) Perform the reflow soldering only one time.
- (c) Finish reflow soldering within 72 h after unsealing the degassed packing.

 Store the products under the condition of temperature of 30 °C or less and humidity of 70 % RH or less after unsealing the package.
- (d) Perform re-baking only one time under the condition at 125 °C for 24 h.
- (e) Note that condensation on glass or discoloration on resin interfaces may occur if the actual temperature and time exceed the conditions mentioned above.

(3) Others

- (a) Carry out evaluation for the solder joint reliability in your company.
- (b) After the reflow, the paste residue of protective tape may remain around the seal glass. (The paste residue of protective tape should be ignored except remarkable one.)
- (c) Note that X-ray inspection may damage characteristics of the sensor.


5. Others

- (1) Do not expose to strong light (sun rays) for long periods, as the color filters of color devices will be discolored.
- (2) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or use in such conditions.
- (3) This product is precision optical parts, so care should be taken not to apply excessive mechanical shocks or force.
- (4) Note that imaging characteristics of the sensor may be affected when approaching strong electromagnetic wave or magnetic field during operation.
- (5) Note that image may be affected by the light leaked to optical black when using an infrared cut filter that has transparency in near infrared ray area during shooting subjects with high luminance.

Material No.14-0.0.8

Package Outline

(Unit: mm)



List of Trademark Logos and Definition Statements



* Pregius is a trademark of Sony Corporation. The Pregius is global shutter pixel technology for active pixel-type CMOS image sensors that use Sony's low-noise CCD structure, and realizes high picture quality.

CHIMA DAHENGILISE ONNY

CHIMA DAHENGILISE ONNY



Revision History

28-0c4-16	Date of change	Revision	Page	Contain of Change
9-Dec-16 12, 28 28 20-late: 30 20-late: 31 20-late: 31 20-late: 32 31 20-late: 32 32 33 34 34 35 35 36 36 36 37 37 38 37 38 38 38 38 38 38			- aye	
9-Dec-16 12, 28	20 001 10	U. I		
Delate: The additional function of saturation in item of other function. Delate: Preliminary in the title Delate: Note of correction concerning each register of data sheet Update: Optical Center figure Update: 19		0.2	12, 28	
The abdulonal function of saturation in item of other function. 1 Delete: The immany in the title Delete: Note of correction concerning each register of data sheet Optical Center figure 14 Update: TBD in the table (DCC Characteristics' and "Power Consumption") Update: TBD in the table (DCC, DLO) Update: TBD in the table (Image Sensor Characteristics) Update: TBD in the number 2 -4 item in "Meagatement Method" 26, 29 Communication prohibited peeiod (20XHS => 14XHS) Delete: Note of correction: Correction: Description of the values of data rate in example of note "1 (4.592 => 4.752) Correction: Description of the values of data rate in example of note "1 (4.592 => 4.752) Correction: Description of the values of data rate in example of note "1 (4.592 => 4.752) Correction: Description of width of the window ("Minimum width of the window" => "Minimum output width") ("Width of no overlap arise" => "Minimum horizontal output width") ("Width of no overlap arise" => "Minimum horizontal output width") ("Width of no overlap arise" => "Minimum retrical output width") ("Width of no overlap arise" => "Minimum retrical output width") ("Width of no overlap arise" => "Minimum retrical output width") ("Width of no overlap arise" => "Minimum retrical output width") ("Width of no overlap arise" => "Minimum retrical output width") ("Width of no overlap arise" => "Minimum retrical output width") ("Width of no overlap arise" => "Minimum retrical output width") ("Width of no overlap arise" => "Minimum retrical output width") ("Width of no overlap arise" => "Minimum retrical output width") ("Width of no overlap arise" => "Minimum retrical output width") ("Width of no overlap arise" => "Minimum retrical output width") ("Width of no overlap arise" => "Minimum retrical output width") ("Width of no overlap arise" => "Minimum retrical output width") ("Width of no overlap arise" => "Minimum retrical output width") ("Width of no overlap arise" => "Minimum retrical output width") ("Width of no overlap arise" => "Minimum retrical output width"	9-Dec-16		02	Delate:
1 "Preliminary" in the title Delete: Note of correction concerning each register of data sheet 7 Update: Optical Center figure 14 TBD in the table ("DC Characteristics" and "Power Consumption") 19 TBD in the table (DLCK, DLO) 21 Update: 12 Update: 13 Di the table (DLCK, DLO) 22 Update: 14 TBD in the table (Image Sensor Characteristics) 23 Update: 15 Di the table (Image Sensor Characteristics) 24 Update: 16 Di the number 2 -4 item in "Measurement Method" 26 29 Correction: Correction: Communication prohibited period (20XHS ⇒ 14XHS) 30 Note of correction concerning the register map 45 Description of the values of data rate in example of note *1 (4.592 ⇒ 4.752) Correction: Description of the values of data rate in example of note *1 (4.592 ⇒ 4.752) Correction: Description of width of the window "> "Minimum output width" ("Width of no overlap area *2 *4d" > "Minimum vertical output width" ("Width of no overlap area *2 *4d" > "Minimum vertical output width" ("Width of no overlap area *2 *4d" > "Minimum vertical output width" ("Width of no overlap area *2 *4d" > "Minimum vertical output width" ("Width of no overlap area *2 *4d" > "Minimum vertical output width" ("Width of no overlap area *2 *4d" > "Minimum vertical output width" ("Width of no overlap area *2 *4d" > "Minimum vertical output width" ("Width of no overlap area *2 *4d" > "Minimum vertical output width" ("Width of no overlap area *2 *4d" > "Minimum vertical output width" ("Width of no overlap area *2 *4d" > "Minimum vertical output width" ("Width of no overlap area *2 *4d" > "Minimum vertical output width" ("Width of no overlap area *2 *4d" > "Minimum vertical output width" ("Width of no overlap area *2 *4d" > "Minimum vertical output width" ("Width of no overlap area *2 *4d" > "Minimum vertical output width" ("Width of no overlap area *2 *4d" > "Minimum vertical output width" ("Width of no overlap area *2 *4d" > "Minimum vertical output width" ("Width of no overlap area *2 *4d" > "Minimum vertical output width" ("Width of no overlap area *4d"			83	The additional function of saturation in item of other function.
1 Preliminary in the title			1	
1 Note of correction concerning each register of data sheet 7 Update: Optical Center figure 14 TBD in the table ("DC Characteristics" and "Power Consumption") 19 Update: Update: 10 Update: 11 Spectral Sensitivity Characteristics figure 22 TBD in the table (DLCK, DLO) 23 Update: 14 TBD in the table (DLCK, DLO) 15 Update: 16 Update: 16 Update: 17 Update: 18 Update: 19 Update: 18 Update: 26 Update: 27 TBD in the number 2 -4 item in "MeaSurement Method" 26 29 Correction: Communication prohibited period (20XHS ⇒ 14XHS) 29 Update: Note of correction concerning the register map 45 Correction: Description of the values of data rate in example of note *1 (4.592 ⇒ 4.752) Correction: Description of whath of the window ("Width of no everlap area ≥ "Minimum output width") ("Width of no everlap area ≥ "Minimum horizontal output width") ("Width of no everlap area ≥ "Minimum horizontal output width") ("Width of no everlap area ≥ "Minimum horizontal output width ≥ 4d") ("Width of no everlap area ≥ "Minimum horizontal output width ≥ 4d") ("Width of no everlap area ≥ "Minimum horizontal output width ≥ 4d") ("Width of no everlap area ≥ "Minimum horizontal output width ≥ 4d") ("Width of no everlap area ≥ "Minimum horizontal output width ≥ 4d") ("Width of no everlap area ≥ "Minimum horizontal output width ≥ 4d") ("Width of no everlap area ≥ "Minimum horizontal output width ≥ 4d") ("Width of no everlap area ≥ "Minimum horizontal output width ≥ 4d") ("Width of no everlap area = "Minimum horizontal output width ≥ 4d") ("Width of no everlap area = "Minimum horizontal output width ≥ 4d") ("Width of no everlap area = "Minimum horizontal output width ≥ 4d") ("Width of no everlap area = "Minimum horizontal output width ≥ 4d") ("Width of no everlap area = "Minimum horizontal output width ≥ 4d") ("Width of no everlap area = "Minimum horizontal output width ≥ 4d") ("Width of no everlap area = "Minimum horizontal output width ≥ 4d") ("Width of no everlap area = "Minimum horizontal output width ≥ 4d") ("Width of no everlap area = "Minim			'	,
7 Optical Center figure 14 Update: 18 Update: 19 Update: 19 TBD in the table ("DC Characteristics" and "Power Consumption") 19 Update: 21 Update: 22 Update: 23 Update: 24 Update: 25 Spectral Sensitivity Characteristics figure 26 Update: 27 TBD in the table (Image Sensor Characteristics) 28 Update: 29 Update: 29 Update: 20 Update: 20 Update: 21 Update: 21 Update: 22 Update: 23 Update: 24 Update: 25 Update: 26 Update: 27 Update: 28 Update: 29 Update: 20 Update: 20 Update: 20 Update: 21 Update: 22 Update: 23 Update: 24 Update: 25 Update: 26 Update: 27 Update: 28 Update: 29 Update: 29 Update: 20 Update: 20 Update: 20 Update: 21 Update: 22 Update: 23 Update: 24 Update: 25 Update: 26 Update: 27 Update: 28 Update: 29 Update: 29 Update: 20 Update: 20 Update: 20 Update: 21 Update: 22 Update: 23 Update: 24 Update: 25 Update: 26 Update: 27 Update: 28 Update: 29 Update: 20 Update: 20 Update: 20 Update: 21 Update: 22 Update: 23 Update: 24 Update: 25 Update: 26 Update: 27 Update: 28 Update: 29 Update: 29 Update: 20 Update: 20 Update: 20 Update: 21 Update: 22 Update: 23 Update: 24 Update: 25 Update: 26 Update: 27 Update: 28 Update: 29 Update: 29 Update: 20 Update: 20 Update: 20 Update: 21 Update: 22 Update: 23 Update: 24 Update: 25 Update: 26 Update: 27 Update: 28 Update: 29 Update: 29 Update: 20 Update: 20 Update: 20 Update: 20 Update: 21 Update: 22 Update: 23 Update: 24 Update: 25 Update: 26 Update: 27 Update: 28 Update: 29 Update: 29 Update: 20 Update: 20 Update: 20 Update: 20 Update: 21 Update: 22 Update: 23 Update: 24 Update: 25 Update: 26 Update: 27 Update: 28 Update: 29 Update: 29 Update: 20 Update: 20 Update: 20 Update: 21 Update: 21 Update: 22 Update: 23 Update: 24 Update: 25 Update: 26 Update: 27 Update: 28 Update: 29 Update: 29 Update: 20 Update: 20 Update: 20 Update: 21 Update: 22 Update: 23 Update: 24 Update: 25 Update: 26 Update: 27 Update: 28 Update: 29 Update: 29 Update: 20 Update: 20 Update: 20 Update: 20 Update: 21 Update: 22 Update: 23 Update: 24 Update: 25 Update: 26 Update: 27 Update: 28 Update: 29 Updat			1	
14			7	'
14 TBD in the table ("DC Characteristics" and "Power Consumption") Update: 18D in the table (DLCK, DLO) 19date: 18D in the table (Image Sensor Characteristics) Update: 18D in the table (Image Sensor Characteristics) 19date: 18D in the table (Image Sensor Characteristics) 19date: 18D in the number 2-4 item in "Measurement Method" 26. 29 Correction: Communication prohibited period (20XHS => 14XHS) Delete: Note of correction concerning the register map Correction: Description of the values of data rate in example of note "1 (4.592 ⇒ 4.752) Description of width of the window" ⇒ "Minimum output width") ("Width of no overlap arise" ⇒ "Minimum vertical output width") ("Width of no overlap arise" ⇒ "Minimum vertical output width") ("Width of no overlap arise" ⇒ "Minimum vertical output width") ("Width of no overlap arise" ⇒ "Minimum vertical output width") ("Width of no overlap arise" ⇒ "Minimum vertical output width") ("Width of no overlap arise" ⇒ "Minimum vertical output width") ("Width of no overlap arise" ⇒ "Minimum vertical output width") ("Width of no overlap arise" ⇒ "Minimum vertical output width") ("Width of no overlap arise" ⇒ "Minimum vertical output width") ("Width of no overlap arise" ⇒ "Minimum vertical output width") ("Width of no overlap arise" ⇒ "Minimum vertical output width") ("Width of no overlap arise" ⇒ "Minimum vertical output width") ("Width of no overlap arise" ⇒ "Minimum vertical output width") ("Width of no overlap arise" ⇒ "Minimum vertical output width") ("Width of no overlap arise" ⇒ "Minimum vertical output width") ("Width of no overlap arise" ⇒ "Minimum vertical output width") ("Width of no overlap arise" ⇒ "Minimum vertical output width") ("Width of no overlap arise" ⇒ "Minimum vertical output width") ("Width of no overlap arise" ⇒ "Minimum vertical output width") ("Width of no overlap arise ⇒ "Minimum vertical output width") ("Width of no overlap arise ⇒ "Minimum vertical output width") ("Width of no overlap arise ⇒ "Minimum vertical output width") ("Width of no overlap aris				
19 TBD in the table (DLCK, DLO)			14	'
180 in the table (DLCK, DLC) Update: 21			10	
21 Spectral Sensitivity Characteristics figure 22 Update: TBD in the table (Image Sensor Characteristics) 24 Update: TBD in the number 2 - 4 Item in "Measurement Method" 26, 29 Correction:			19	TBD in the table (DLCK, DLO)
Spectral Sensitivity Undariacteristics ingure 2 Update: 2 TBD in the table (Image Sensor Characteristics) 4 Update: 2 TBD in the number 2 -4 item in "Measurement Method" 26, 29 Correction: 26, 29 Correction: 27 Correction: 28 Correction: 29 Correction: 20 Description of the values of data rate in example of note *1 (4.592 ⇒> 4.752) 20 Correction: 21 Description of whath of the window 22 ("Width of no overlap area" ⇒ "Minimum output width") 23 ("Width of no overlap area" ⇒ "Minimum output width") 24 ("Width of no overlap area" ⇒ "Minimum wertical output width") 25 ("Width of no overlap area" ⇒ "Minimum wertical output width ") 26 ("Width of no overlap area" ⇒ "Minimum wertical output width ") 27 ("Width of no overlap area" ⇒ "Minimum wertical output width ") 28 ("Width of no overlap area" ⇒ "Minimum wertical output width ") 29 ("Width of no overlap area" ⇒ "Minimum wertical output width ") 20 ("Width of no overlap area" ⇒ "Minimum wertical output width ") 21 ("Width of no overlap area" ⇒ "Minimum wertical output width ") 25 ("Width of no overlap area ≥ 4" ⇒ "Minimum vertical output width ") 26 ("Width of no overlap area ≥ 4" ⇒ "Minimum vertical output width ") 27 ("Width of no overlap area ≥ 4" ⇒ "Minimum vertical output width ") 28 ("Width of no overlap area ≥ 4" ⇒ "Minimum vertical output width ") 29 ("Width of no overlap area ≥ 4" ⇒ "Minimum vertical output width ") 20 ("Width of no overlap area ≥ 4" ⇒ "Minimum vertical output width ") 21 ("Width of no overlap area ≥ 4" ⇒ "Minimum vertical output width ") 22 ("Width of no overlap area ≥ 4" ⇒ "Minimum vertical output width ") 25 ("Width of no overlap area ≥ 4" ⇒ "Minimum vertical output width ") 26 ("Width of no overlap area ≥ 4" ⇒ "Minimum vertical output width ") 26 ("Width of no overlap area ≥ 4" ⇒ "Minimum vertical output width ") 27 ("Width of no overlap area ≥ 4" ⇒ "Minimum vertical output width ") 28 ("Width of no overlap area ≥ 4" ⇒ "Minimum vertical output width ") 29 ("Width of no overlap area ≥ 4" ⇒ "Minimum vert			21	
22 TBD in the table (Image Sensor Characteristics)			21	
24			22	
24 TBD in the number 2 -4 item in "Measurement Method" 26, 29 Correction:				
26, 29 Correction: Communication prohibited period (20XHS ⇒ 14XHS) Delete: 33 Delete: Note of correction concerning the register map 45 Correction: Description of the values of data rate in example of note *1 (4.592 ⇒ 4.752) Correction: Description of which of the window Description of which of the window C'Minimum width of the window C'Minimum output width*) C'Width of no overlap area* > "Minimum vertical output width*) C'Width of no overlap area* > "Minimum vertical output width*) C'Width of no overlap area* > "Minimum vertical output width*) C'Width of no overlap area* > "Minimum vertical output width* ≥ 4d*) C'Width of no overlap area* > "Minimum vertical output width* ≥ 4d*) C'Width of no overlap area* > "Minimum vertical output width* ≥ 4d*) C'Width of no overlap area* > "Minimum vertical output width* ≥ 4d*) C'Width of no overlap area* > "Minimum vertical output width* ≥ 4d*) C'Width of no overlap area* > "Minimum vertical output width* ≥ 4d*) C'Width of no overlap area* > "Minimum vertical output width* ≥ 4d*) C'Width of no overlap area* > "Minimum vertical output width* ≥ 4d*) C'Width of no overlap area* > "Minimum vertical output width* ≥ 4d*) C'Width of no overlap area* > "Minimum vertical output width* ≥ 4d*) C'Width of no overlap area* > "Minimum vertical output width* ≥ 4d*) Correction:			24	
26, 29 Communication prohibited period (20XHS => 14XHS) Delete: Note of correction concerning the register map 45				
33 Delete: Note of correction: 145 Note of correction: 146 Correction: 147 Description of the values of data rate in example of note *1 (4.592 => 4.752) 148 Correction: 148 Description of width of the window 149 Correction: 157 Description of width of the window 140 Correction: 158 Description of width of the window 140 Correction: 158 Description of width of the window 140 Correction: 158 Correction: 159 Correction: 150 Correction: 150 Correction: 150 Correction: 151 Correction: 152 Correction: 153 Correction: 154 Correction: 155 Correction: 156 Correction: 157 Correction: 158 Correction: 159 Correction: 150 Correction: 150 Correction: 150 Correction: 151 Correction: 152 Correction: 153 Correction: 154 Correction: 155 Correction: 155 Correction: 156 Correction: 157 Correction: 158 Correction: 159 Correction: 150 Correc			26, 29	
Note of correction: 45			20	
Description of the values of data rate in example of note *1 (4.592 ⇒ 4.752) Correction: Description of width of the window ("Minimum width of the window" ⇒ "Minimum output width") ("Width of no overlap area" ⇒ "Minimum horizontal output width") ("Width of no overlap area" ⇒ "Minimum horizontal output width ≥ 4d") ("Width of no overlap area ≥ 4d" ⇒ "Minimum vertical output width ≥ 4d") ("Without overlap" ⇒ "maximum vertical output width ") 65 to 67. Update: 69			33	Note of correction concerning the register map
Description of the values of data rate in example of note "1 (4.592 ⇒ 4.752) Correction: Description of width of the window ("Minimum width of the window" => "Minimum output width") ("Width of no overlap area" ≥> "Minimum horizontal output width") ("Width of no overlap area ≥ 4d" => "Minimum vertical output width ≥ 4d") ("Width of no overlap area" ≥> "Minimum vertical output width ≥ 4d") ("Width of no overlap area" ≥> "Minimum vertical output width ≥ 4d") ("Width of no overlap area" ≥> "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" => "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" => "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" => "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" => "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" => "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" => "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" => "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" => "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" => "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" => "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" => "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" => "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" => "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" => "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" => "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" => "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" => "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" => "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" => "Minimum vertical output width ≥ 4d" > "Minimum vertical output width ≥ 4d" > "Minimum vertical output width ≥ 4d" > "Minimu			45	
Description of width of the window ("Minimum width of the window" => "Minimum output width") ("Width of no overlap area" => "Minimum horizontal output width") ("Width of no overlap area" => "Minimum horizontal output width") ("Width of no overlap area ≥ 4d" => "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" => "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" => "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" => "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" => "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" => "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" => "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" => "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" => "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" => "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" => "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" => "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" => "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" => "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" => "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" => "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" => "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" => "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" => "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" => "Minimum vertical output width * ("Width of no overlap area * Minimum vertical output width * ("Width of no overlap area * Minimum vertical output width * ("Width of no overlap area * Minimum vertical output width * ("Width of no overlap area * Minimum vertical output width * ("Width of no overlap area * Minimum vertical output width * ("Width of no overlap area * Minimum ver			70	
("Minimum width of the window" ⇒ "Minimum output width") ("Width of no overlap area" ⇒ "Minimum notizontal output width") ("Width of no overlap area" ≥ "Minimum horizontal output width") ("Width of no overlap area" ≥ "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" ⇒ "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" ⇒ "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" ⇒ "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" ⇒ "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" ⇒ "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" ⇒ "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" ⇒ "Minimum vertical output width ≥ 4d") ("Width of no overlap area ≥ 4d" ⇒ "Minimum vertical output width ≥ 4d") ("Width of no overlap area = > "Minimum vertical output width ≥ 4d") ("Width of no overlap area = > "Minimum vertical output width ≥ 4d") ("Width of no overlap area = > "Minimum vertical output width ≥ 4d") ("Width of no overlap area = > "Minimum vertical output width ≥ 4d") ("Width of no overlap area = > "Minimum vertical output width ≥ 4d") ("Width of no overlap area = > "Minimum vertical output width ≥ 4d") ("Width of no overlap area = > "Minimum vertical output width ≥ 4d") ("Width of no overlap area = "minimum vertical output width ≥ 4d") ("Width of no overlap area = > "minimum vertical output width ≥ 4d") ("Width of no overlap area = "minimum vertical output width ≥ 4d") ("Width of no overlap area = "minimum vertical output width ≥ 4d") ("Width of no overlap area = "minimum vertical output width ≥ 4d") ("Width of no overlap area = > "minimum vertical output width ≥ 4d") ("Width of no overlap area = > "Minimum vertical output width ≥ 4d") ("Width of no overlap area = > "minimum vertical output width ? ("Width of no overlap area = > "minimum vertical output width ? ("Width of no overlap area = > "minimum vertical output width ? ("Width of no overlap area = > "minimum vertical output				
31-Aug-17 E17806 E1				
("Width of no overlap area ≥ 4d" ⇒ "Minimum vertical output width ≥ 4d") ("Without overlap" ⇒ "maximum vertical output width") 65 to 67, Update: 68			57	
Contraction: The value of ROI mode of tropp in the parameter List (Vir. => Vir. + 12)				
65 to 67, Update: 69 TBD ((bcrsstr) in the page (13.73 (TBD) =>14.26) 60 TBD ((bcrsstr) in the page (13.73 (TBD) =>14.26) 61 Update: The value of the actually exposure in the List of Exposure Setting (toperstriate.) 62 Correction: The value of trope in the parameter List (1128 => 1130, 584 => 586) 63 Correction: Note and the figure of VINT_EN = 0h in Interrupt Operation 64 Update: TBD in the parameter List 65 Correction: The value of ROI mode of trope in the parameter List (V _{TR} => V _{TR} + 12) 71 Correction: Trigger input prohibited period (20H => 14H) 74 Correction: OPORTSEL [4:0] of the register name in the table ([4:0] => [3:0]) 90 Update: TBD in the table (Spot Pixel Specifications) 10 Update: TBD in the table (Annual number of white pixels occurrence) 10 Update: TBD in the page (Measurement method for Spot Pixels) 11 Update: Marking figure. 97 Update: Package Outline figure. First edition (Official version) 13 Dec.17 E17806477 50 Correction:	31-Aug-17	E17806		
66 Update: The value of the actually exposure in the List of Exposure Setting (toperset:14.26) 67 Correction: The value of tropp in the parameter List (1128 => 1130, 584 => 586) 68 Correction: Note and the figure of VINT_EN = 0h in Interrupt Operation 69 Update: TBD in the parameter List 69 Correction: The value of ROI mode of tropp in the parameter List (V _{TR} => V _{TR} + 12) 71 Correction: Trigger input prohibited period (20H => 14H) 74 Correction: OPORTSEL [4:0] of the register name in the table ([4:0] => [3:0]) 90 Update: TBD in the table (Spot Pixel Specifications) 91 Update: TBD in the page (Measurement method for Spot Pixels) Update: Marking figure. 94 Update: Package Outline figure. First edition (Official version)			65 to 67,	
The value of the actually exposure in the List of Exposure Setting (t _{OFFSET} :14.26) Correction: The value of t _{TGPD} in the parameter List (1128 => 1130, 584 => 586) Correction: Note and the figure of VINT_EN = 0h in Interrupt Operation Update: TBD in the parameter List Correction: The value of ROI mode of t _{TGPD} in the parameter List (V _{TR} => V _{TR} + 12) Correction: Trigger input prohibited period (20H => 14H) Correction: OPORTSEL [4:0] of the register name in the table ([4:0] => [3:0]) Update: TBD in the table (Spot Pixel Specifications) Update: TBD in the table (Annual number of white pixels occurrence) Update: TBD in the page (Measurement method for Spot Pixels) Update: Marking figure. 97 Update: Package Outline figure. — First edition (Official version) Correction:			69	TBD (t _{OFFSET}) in the page (13.73 (TBD) =>14.26)
The value of the actually exposure in the List of Exposure Setting (toperstri.14.26) Correction: The value of tropo in the parameter List (1128 => 1130, 584 => 586) Correction: Note and the figure of VINT_EN = 0h in Interrupt Operation Update: TBD in the parameter List Correction: The value of ROI mode of tropo in the parameter List (V _{TR} => V _{TR} + 12) Correction: Trigger input prohibited period (20H => 14H) Correction: OPORTSEL [4:0] of the register name in the table ([4:0] => [3:0]) Update: TBD in the table (Spot Pixel Specifications) Update: TBD in the table (Annual number of white pixels occurrence) Update: TBD in the page (Measurement method for Spot Pixels) Update: Marking figure. 97 Update: Package Outline figure. — First edition (Official version) Correction:			66	'
The value of tropp in the parameter List (1128 => 1130, 584 => 586) Correction: Note and the figure of VINT_EN = 0h in Interrupt Operation Update: TBD in the parameter List Correction: The value of ROI mode of tropp in the parameter List (Vrr => Vrr + 12) Correction: Trigger input prohibited period (20H => 14H) Correction: OPORTSEL [4:0] of the register name in the table ([4:0] => [3:0]) Update: TBD in the table (Spot Pixel Specifications) Update: TBD in the table (Annual number of white pixels occurrence) Update: TBD in the page (Measurement method for Spot Pixels) Update: Marking figure. 97 Update: Package Outline figure. First edition (Official version) Correction:		CHI		
Correction: Note and the figure of VINT_EN = 0h in Interrupt Operation Update: TBD in the parameter List Correction: Trigger input prohibited period (20H => 14H) Correction: OPORTSEL [4:0] of the register name in the table ([4:0] => [3:0]) Update: TBD in the table (Spot Pixel Specifications) Update: TBD in the table (Annual number of white pixels occurrence) Update: TBD in the page (Measurement method for Spot Pixels) Update: Marking figure. 97 Update: Package Outline figure. — First edition (Official version) Correction: Correction: 13-Dec-17 F17806A77 50 Correction:			67	
Note and the figure of VINT_EN = 0h in Interrupt Operation Update: TBD in the parameter List GOTRECTION: The value of ROI mode of t _{TGPD} in the parameter List (V _{TR} => V _{TR} + 12) Correction: Trigger input prohibited period (20H => 14H) 74 Correction: OPORTSEL [4:0] of the register name in the table ([4:0] => [3:0]) Update: TBD in the table (Spot Pixel Specifications) Update: TBD in the table (Annual number of white pixels occurrence) 10 Update: TBD in the page (Measurement method for Spot Pixels) Update: Marking figure. 97 Update: Package Outline figure. First edition (Official version) 13-Dec-17 E17806A77 50 Correction:			7,	
69 Update: TBD in the parameter List 69 Correction: The value of ROI mode of t _{TGPD} in the parameter List (V _{TR} => V _{TR} + 12) 71 Correction: Trigger input prohibited period (20H => 14H) 74 Correction: OPORTSEL [4:0] of the register name in the table ([4:0] => [3:0]) 90 Update: TBD in the table (Spot Pixel Specifications) 91 Update: TBD in the table (Annual number of white pixels occurrence) 92 Update: TBD in the page (Measurement method for Spot Pixels) 94 Update: Marking figure. 97 Package Outline figure. — First edition (Official version) 13-Dec-17 E17806A77 50 Correction:			68	
69 Correction: The value of ROI mode of t _{TGPD} in the parameter List (V _{TR} => V _{TR} + 12) 71 Correction: Trigger input prohibited period (20H => 14H) 74 Correction: OPORTSEL [4:0] of the register name in the table ([4:0] => [3:0]) 90 Update: TBD in the table (Spot Pixel Specifications) 91 Update: TBD in the table (Annual number of white pixels occurrence) 92 Update: TBD in the page (Measurement method for Spot Pixels) 94 Update: Marking figure. 97 Update: Package Outline figure. — First edition (Official version) 13-Dec-17 F17806477 50 Correction:			60	3 - 1
The value of ROI mode of t _{TGPD} in the parameter List (V _{TR} => V _{TR} + 12) Correction: Trigger input prohibited period (20H => 14H) 74 Correction: OPORTSEL [4:0] of the register name in the table ([4:0] => [3:0]) 90 Update: TBD in the table (Spot Pixel Specifications) 91 Update: TBD in the table (Annual number of white pixels occurrence) 92 Update: TBD in the page (Measurement method for Spot Pixels) 94 Update: Marking figure. 97 Update: Package Outline figure. — First edition (Official version) Correction:			69	TBD in the parameter List
The value of ROI mode of t _{TGPD} in the parameter List (V _{TR} => V _{TR} + 12) 71			69	
Trigger input prohibited period (20H => 14H) Correction: OPORTSEL [4:0] of the register name in the table ([4:0] => [3:0]) Update: TBD in the table (Spot Pixel Specifications) Update: TBD in the table (Annual number of white pixels occurrence) Update: TBD in the page (Measurement method for Spot Pixels) Update: Marking figure. 97 Update: Marking figure. 97 First edition (Official version) Correction:				
74 Correction: OPORTSEL [4:0] of the register name in the table ([4:0] => [3:0]) 90 Update: TBD in the table (Spot Pixel Specifications) 91 Update: TBD in the table (Annual number of white pixels occurrence) 92 Update: TBD in the page (Measurement method for Spot Pixels) 94 Update: Marking figure. 97 Update: Package Outline figure. 98 First edition (Official version) 13-Dec-17 E17806A77 50 Correction:			71	
OPORTSEL [4:0] of the register name in the table ([4:0] => [3:0]) 10 Update: TBD in the table (Spot Pixel Specifications) 11 Update: TBD in the table (Annual number of white pixels occurrence) 12 Update: TBD in the page (Measurement method for Spot Pixels) 13 Dec-17 F17806A77 50 Correction:				
90 Update: TBD in the table (Spot Pixel Specifications) 91 Update: TBD in the table (Annual number of white pixels occurrence) 92 Update: TBD in the page (Measurement method for Spot Pixels) 94 Update: Marking figure. 97 Update: Package Outline figure. 98 First edition (Official version) 13-Dec-17 E17806A77 50 Correction:			74	
TBD in the table (Spot Pixel Specifications) 91 Update: TBD in the table (Annual number of white pixels occurrence) 92 Update: TBD in the page (Measurement method for Spot Pixels) 94 Update: Marking figure. 97 Update: Package Outline figure. 98 First edition (Official version) 13 Dec-17 F17806A77 50 Correction:				
91 Update: TBD in the table (Annual number of white pixels occurrence) 92 Update: TBD in the page (Measurement method for Spot Pixels) 94 Update: Marking figure. 97 Update: Package Outline figure. 98 First edition (Official version) 13-Dec-17 E17806A77 50 Correction:			90	
92 Update: TBD in the table (Annual number of white pixels occurrence) 92 Update: TBD in the page (Measurement method for Spot Pixels) 94 Update: Marking figure. 97 Update: Package Outline figure. — First edition (Official version) 13-Dec-17 E17806A77 50 Correction:			04	
TBD in the page (Measurement method for Spot Pixels) 94 Update: Marking figure. 97 Update: Package Outline figure. — First edition (Official version) 13-Dec-17 F17806A77 50 Correction:			91	
94 Update: Marking figure. 97 Update: Package Outline figure. — First edition (Official version) 13-Dec-17 F17806A77 50 Correction:			92	'
94 Marking figure. 97 Update: Package Outline figure. — First edition (Official version) 13-Dec-17 F17806A77 50 Correction:			<u> </u>	
97 Update: Package Outline figure. — First edition (Official version) 13-Dec-17 F17806A77 50 Correction:			94	· ·
Package Outline figure. — First edition (Official version) 13-Dec-17 F17806A77 50 Correction:				
— First edition (Official version) 13-Dec-17 F17806A77 50 Correction:			97	
13-Dec-17 F17806A77 50 Correction:			_	ů v
Description of ch number of LVDS serial output in Drive Timing Chart	12 Doc 47	E17006477	5 0	,
	13-Dec-17	E1/806A/Z	50	Description of ch number of LVDS serial output in Drive Timing Chart

SONY

Date of change	Revision	Page	Contain of Change
31-May-19	E17806B95	10	Correction: Pin No "D12"
		29	Correction: prohibited period
		33	Add: Single Write to Random Location, Sequential Write Starting from Random
			Location
		35	Correction: Reflection timing for TRIGEN
		36	Correction: Reflection timing for VREVERSE and HREVERSE
		41	Correction: Reflection timing for OVERLAP_ROI_EN
		42	Correction: Reflection timing for BLKLEVEL
		51	Correction: Drive Timing Chart for Serial Output
		52	Correction: Details of Image Drawing
		57	Correction: Image Drawing of Designated Areas
		70	Correction: Parameter List of Global Shutter
		97	Update: Notes On Handling
		98	Update: Package Outline

CHINA DALIFERRALISE OF IN