

LOGIC GATES

Aim : To study logic gates ICs

Materials required :

Jumper wires, resistors, Jumper wires.

7404 (NOT GATE)

7400 (NAND GATE)

7408 (AND GATE)

7432 (OR GATE)

7486 (XOR GATE)

7402 (NOR GATE)

} Same IC orientation.

Procedure.

- Connect the IC's to power source
- Give high and low inputs accordingly to input port
- Through a resistor, connect the IC's to LEDs and record output

* NOT GATE (\neg)


$$Y = \bar{A}$$

TRUTH TABLE


A	Y
0	1
1	0

Teacher's Signature : _____


NOT GATE



1c DIAGRAM FOR NAND, AND, OR & XOR



TC DIAGRAM FOR NOR GATE.



* NOR GATE ($= \overline{A+B}$)* XOR GATE ($= A\bar{B} + \bar{A}B$)

$$Y = \overline{A+B}$$

$$Y = A\bar{B} + \bar{A}B$$

* TRUTH TABLE

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

* TRUTH TABLE

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

* OR GATE ($= A+B$)* AND GATE ($= A \cdot B$)

$$Y = A+B$$

$$Y = A \cdot B$$

* TRUTH TABLE

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

* TRUTH TABLE

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

* NAND GATE


$$Y = \overline{A \cdot B}$$

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

Conclusion:

The truth tables were made and verified for logic gates.

Teacher's Signature : _____



FULL ADDER CIRCUIT

Aim : To make a full adder circuit.

Components Required : 7408 (AND GATE)
 7432 (OR GATE)
 7486 (XOR GATE)
 Resistor
 LEDS

A	B	C	S	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Output
 Verified
 01/8/17

$$S = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

$$= \bar{A}(\bar{B}C + B\bar{C}) + A(\bar{B}\bar{C} + BC)$$

$$= A(B \oplus C) + A(\overline{B \oplus C})$$

• Taking $A = X$ and $B \oplus C = Y$

$$= XY + X\bar{Y}$$

$$= X \oplus Y$$

$$\therefore S = A \oplus B \oplus C$$

24/8/17

Teacher's Signature : _____

$$\begin{aligned}\text{Cout} &= \bar{A}BC + A\bar{B}C + AB\bar{C} + ABC \\ &= C(\bar{A}B + A\bar{B}) + AB(\bar{C} + C) \\ &= AB + C(A \oplus B)\end{aligned}$$

Result: A full adder circuit was designed and verified.

Teacher's Signature : _____

$$B_3 \quad \bar{G}_1\bar{G}_0 \quad \bar{G}_1G_0 \quad G_1\bar{G}_0 \quad G_1G_0$$

	0	1	2	3
$\bar{G}_3\bar{G}_2$	0	0	0	0
\bar{G}_3G_2	4	5	7	6
$G_3\bar{G}_2$	12	13	15	14
G_3G_2	8	9	11	10

$$B_3 = G_3$$

$$B_1 \quad \bar{G}_1\bar{G}_0 \quad \bar{G}_1G_0 \quad G_1\bar{G}_0 \quad G_1G_0$$

	0	1	2	3
$\bar{G}_3\bar{G}_2$	0	0	1	1
\bar{G}_3G_2	4	5	0	0
$G_3\bar{G}_2$	12	13	1	1
G_3G_2	8	9	0	0

$$B_1 = \bar{G}_3\bar{G}_2 + \bar{G}_2G_2\bar{G}_1 + G_3G_2G_1 + G_2\bar{G}_2\bar{G}_1$$

$$B_1 = \bar{G}_3(G_2 \oplus G_1) + G_3(\bar{G}_2 \oplus \bar{G}_1)$$

$$B_1 = G_3 \oplus G_2 \oplus G_1$$

$$B_2 \quad \bar{G}_1\bar{G}_0 \quad \bar{G}_1G_0 \quad G_1\bar{G}_0 \quad G_1G_0$$

	0	1	3	2
$\bar{G}_3\bar{G}_2$	0	0	0	0
\bar{G}_3G_2	4	5	7	6
$G_3\bar{G}_2$	12	13	15	14
G_3G_2	8	9	11	10

$$B_2 = \bar{G}_3G_2 + G_3\bar{G}_2$$

$$B_2 = G_3 \oplus G_2$$

$$B_0 \quad \bar{G}_1\bar{G}_0 \quad \bar{G}_1G_0 \quad G_1\bar{G}_0 \quad G_1G_0$$

	0	1	3	2
$\bar{G}_3\bar{G}_2$	0	1	0	1
\bar{G}_3G_2	4	5	7	6
$G_3\bar{G}_2$	12	13	15	14
G_3G_2	8	9	11	10

$$B_0 = \bar{G}_3\bar{G}_2\bar{G}_1G_0 + \bar{G}_3\bar{G}_2G_1\bar{G}_0 + \bar{G}_3G_2\bar{G}_1\bar{G}_0 + \bar{G}_3G_2G_1G_0 + G_3\bar{G}_2\bar{G}_1G_0 + G_3\bar{G}_2G_1\bar{G}_0 + G_3G_2\bar{G}_1\bar{G}_0 + G_3G_2G_1G_0$$

$$B_0 = G_3 \oplus G_2 \oplus G_1 \oplus G_0$$

A- Bit Gray to Binary Converter

G ₃	G ₂	G ₁	G ₀	B ₃	B ₂	B ₁	B ₀
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	1	0	0	1	0
0	0	1	0	0	0	1	1
0	1	1	0	0	1	0	0
0	1	1	1	0	1	0	1
0	1	0	1	0	1	1	0
0	1	0	0	0	1	1	1
1	1	0	0	1	0	0	0
1	1	0	1	1	0	0	1
1	1	1	1	1	0	1	0
1	1	1	0	1	0	1	1
1	0	1	0	1	1	0	0
1	0	1	1	1	1	0	1
1	0	0	1	1	1	1	0
1	0	0	0	1	1	1	1


out-put
verified
11/11/18
24/8/18

Procedure :

- Do the k mapping for all the values from Gray to Binary.
- Design and construct the appropriate circuit
- Verify the truth table.

Teacher's Signature : _____

CIRCUIT DIAGRAM



4 - Bit Gray to Binary



Date

Expt. No.

Page No.

Result : The k-mapping from Gray to Binary and the truth table is verified.

Teacher's Signature : _____



only pul
~~we need~~
 14
 22/8/18

4-Bit Full Adder.

Aim : To make a 4-Bit Full Adder.

Components Required : 7483 IC chip
Resistors
LEDs

Truth Table

$$\text{Sum} = A \oplus B \oplus C$$


$$\text{Carry} = AB \oplus C(A \oplus B)$$

Result: ~~The~~ A test was done and 2 4-bit binary numbers were fed and the output was verified.

Signature

Teacher's Signature : _____

Circuit Diagram.



TRUTH TABLE

S ₁	S ₀	A	B	C	D	Y
0	0	1/0	0	0	0	A
0	1	0	1/0	0	0	B
1	0	0	0	1/0	0	C
1	1	0	0	0	1/0	D

off
28/8/21

Parallel Adder Multiplexer


Aim : To successfully make a multiplexer.

Component required :
LEPs
Resistors
Gates (AND and OR)
AND (7408)
OR (7432)

By observing the Truth Table, the output is

$$Y = \bar{S}_0 \bar{S}_1 A + S_0 \bar{S}_1 B + \bar{S}_0 S_1 C + S_0 S_1 D$$

Result : The multiplexer circuit was successfully verified.

 24/10/21

Teacher's Signature : _____

FULL ADDER.

```

module FA(a,b,c,s,Co)
  input a,b,c;
  output s,Co;
  wire d,e,f;
  xor (sum,a,b,c);
  and (d,a,b);
  and (e,b,c);
  and (f,a,c);
  or (Co,d,e,f);
endmodule.

```

// Test Bench.

```

module fulladdt-b;
  reg a,b,c;
  wire sum;
  wire carry;
  FA uut ( .a(a), .b(b), .c(c), .sum(s), .Co(Co) );
  initial
  begin
    #10 a = 1'b0; b = 1'b0; c = 1'b0;
    #10 a = 1'b0; b = 1'b0; c = 1'b1;
    #10 a = 1'b0; b = 1'b1; c = 1'b0;
    #10 a = 1'b0; b = 1'b1; c = 1'b1;
    #10 a = 1'b1; b = 1'b0; c = 1'b0;
    #10 a = 1'b1; b = 1'b0; c = 1'b1;
    #10 a = 1'b1; b = 1'b1; c = 1'b0;
    #10 a = 1'b1; b = 1'b1; c = 1'b1;
    #10 $stop; end
  endmodule

```

Teacher's Signature : _____