

Date	
Expt. No	
LOGIC GATES	
Aim: To study logic gates ICs	
Materials required:	
Jumper wires, resistors, Jumper Wires. 7404 (NOT GATE)	
THOO (NAND GATE) THOS (AND GATE)	
7432 (OR GATE) Same IC orientation. 7480 (ROR GATE)	
7402 (NOR GATE)	
Procedure. - Connect the IC's to lower some - Give high and low inputs accordingly to input pant - Through a resistor, connect the IC's to LEDs and record output	
Y = A	
TRUTH TABLE	
A Y	
110	
Teacher's Signature :	



Ex	kpt. No								Date	
								Pa	ge No.	
	NOR	GAT	€ (=	-Do-)	ય	Xot	2 0	ATE	(=)[
	Y =	A + E	3	-1		· ·	- ^	<u>is</u> +		
							_ ~	15 4	A 13	
	ATR	UTH	TABLE	1		TRI	JTH	TAI	3 LE	
	A	B	Y			Α	1	B	Y	•
	0	0	1			0		0	D	
	0	1	6			0		7	e 1	
	1	0				1		٥	01	-
	1	1				,	1	1	0	1
	,			r t		, O.				2
		1	1	, v' 1	1					
										,
*	OR	GA	TE (=))-)	-4	AND	GI	ATE (=>-)
	Y:	= A+	B			Y=	A	·B		
	TRO	PH	TABLE				1	TA	BLE	
	A	В	4			<u>A</u>	B	- Y		1
	0	0	0			٥	0	0		
	0	7	1			6	1	0		
	1	0	1		11	7	0	_	1	
	1	1	1			<u> </u>	1	_ •	<u> </u>	
		110					1			
		v	3	Conclu	ision: The truth verified	<u>، 4</u> ،	1. 1.	20 105	PO 1	made
#	NAN	0 6	ATE	(The truth	10 To	Occ	16 Q	at on	1100-
	Y =	A·B		and	verified	108	(310 0	W 0)-	
	AB	17								
	0 1			1					,	
	1 ()	O	T.		/		20			
		11.			Teach	er's Sign	ature	:		V 12.
				The second secon				of option		



	. 7					Date 01 8 11
xpt. I	No				No. American	Page No.
	haring	F	ULL A	DDER CIR	CUIT	
Ai	m:	To ma	ke a	full add	er circu	it.
(0)			equired			
	119		- por ical	7432		GATE)
	ž			7486		2 GATE)
	. 71			Resis		Z GHIL)
	12 77	4 7 2		LED		81
,						
	A	· B	С	8	Cout	
	0	0	0	0	0	
	6	0	1	1	0	
	0	(0	١	6	į .
	0	1	1	0	1	0-0 0-
	1	0	0	.1	0	out fru
	(0	1	0	١	Jusey
	1	1	0	0	1	
		1	1		1	10/12
	r		-			0((8)1)
					.5	. Y (
S	= ABC	+ A	BC +	ABC +A	B C	1 .: S = A (B ()
				A(BC+	BC)	
	= A	(B (B)	C) + A	(BAC)		
	æ	Taking	A = X	and E	30 C = Y	a in
	= X,	/1	Ϋ́	i i		D. M.
	= X	1 1				
					Teacher's Sig	nature :
	3.5	4.1			leacher 5 dig	TOTOLO I

7	=	C (ĀR	B+ AB	+ ABC) + AB((2+c)	1		
		M. P.		ACIB)		7		
	,							
		\$2.50 M.)	-17		1		
	***************************************			2 s - 1				
FIF of	-	11/2/1					7	
1	12	7						
			1					
7	10	1911 111				A Flair	2 11 11	
		1,	1	12 13				
)		1 (1	. Val		, ·		. p. p
- 0	1	all I						
		W		WER				
1		1.0		را ال		3	1	. 1) }
	()							
4 1 11	- 11	2, 12, 12	1)			1 1 1		
0	1.	0 -6.11	Add	es eigh	it wo	vs desig	ned and	
Resul	1	A ful verifie	J.			_		
al de		2,18.7	1 1 - 1		17.7			
						1.4		
	X	1-7-						


B ₃	4140	Ğ,G.	GG.	9,40
G3 42	0	0	٥	0
G, 42	0	0	F	0
G3 G2	12	18	15	1 4
G3G2	3	9	11	10
	B3 =	Ğz		

48	G14.	GI G	9.4	G, G.
4342	6	0	13	1 2
G3 4L	1	i	6	0
4342	0	0	1	1
43 Fz	1	1	0	6

 $B_1 = \overline{G_3G_2} + \overline{G_2G_2G_1}$ $+ \overline{G_3G_2G_1} + \overline{G_2G_2G_1}$ $B_1 = \overline{G_3(G_2 \oplus G_1)} + \overline{G_3(G_2 \oplus G_1)}$ $B_1 = \overline{G_3 \oplus G_2 \oplus G_1}$

B2	6,60	9,40	G,40	6, 4	
4,6,	0	6	C 3	0	The state of
G3 G2	19	1.5	1 7	10	
G13 G2	0	0 13	0	0	
G342	8	04		1	Anny
-13 12			grane a service de la companya de l La companya de la co		-
	B2=	G3G2	+ 4	5 G2	1

B2 = 43 @ 42




Bo = \$\overline{G}_3 \overline{G}_2 \overline{G}_1 \overline{G}_0 + \overline{G}_3 \overline{G}_2 \overline{G}_1 \overline{G}_0 \overline{G}_1 \overline{G}_0 + \overline{G}_3 \overline{G}_2 \overline{G}_1 \overline{G}_0 \overline{G}_1 \overline{G}_0 + \overline{G}_3 \overline{G}_2 \overline{G}_1 \overline{G}_0 \overline{G}_1 \overline{G}_0 \overline{G}_1 \overline

Bo = G2 + G1 + G1 + G0

	110 claure 2
-	Do the k mapping for all the values from Gray of
	Binary.
_	Pesign and countruct the appropriate circuit
4	Verify the truth table.
	P. 46.
	Q XXV

Teacher's Signature : ___



	(Yes)
Expt. No.	Page No.
4	
Result: The k-mapping from	n Gray to Binary and the
Result: The k-mapping from truth table is ver	Hied.
16. 4	0/
	Teacher's Signature :
	The second secon

