Expt. No.

Page No.

```
D Flip Flop
ND Flip Flop without reset
D module DFF (Q, D, clk, xst);
     input D, clk , 1st;
  output reg 0;
    always @ (posedge CIk)
    Q <= D;
     endmodule.
11 D flip-flop with asynchronus reset (12001, 12005)
  module DFF (output reg Q, Input D, c/k, ost);
   always @ (posedge clk, negedge clk)/

If (! rst) Q <= 1'bo; // Same as: If (rst == 0)
      else Q <= 0;
      endmodule
 UTest Bench
 module testbench- Pff ();
    reg clk data;
    initial begin
   C/K = 0;
    data = 0;
    # 1000 $finish;
  always #100 elk = welk;
  always # 333 data = 1 st data;
   Aff-d-DFFO (out, data, clk);
 endmodule
```

```
T-Flip Flop
```

module Tff (Q, Bb, T, clk); input Tick;

output reg Q, Qb; initial

begin 0 = 1 b1;

Ob = 1'bo;

end

always @ (clk)

if colk)

begin

if (T == 1'b0) begin 0=0;0b=0b; end, else begin 0=40;0b=40b; end

end

end

endmodule

module Tff_TB

wire 0, QL;

reg T, clk;
To TI (0,06,T,clk);

initial

HIW CIKENCIK;

Teacher's Signature:

```
SK Flip Flop
module SRFF (Q,Qb,S,R, Clk);
Input S, R, clk;
 output reg Q,Qb;
  always @ ( posedge clk);
    case (SSIRZ)
     2'600: 0 <= 9;
     2'bol : Q 5 <= 1'bo;
     2'610 : 05=1'61;
      2'b11 ; Q <= 1'bx;
     endease
   end module
module SRSF-TB;
wire 0,06;
reg clk, S,R;
SRFF SRI (B,QL,S,R,clk);
 Initial
  begin
    S= 1'bo; R= 1'bo; clk = 1'bo;
   and
 always
  # 100 clk = wclk;
  Initial
    begin
    #150 S=1'bo; R= 1'bo;
    1150 S= 1'bo; R= 1'b1;
    1150 5 = 1'bl; e= 1'bo;
    +150 5 = 1'b1; R = 1'b1';
     # 1000 $ finish
     end
    endmodule.
                               Teacher's Signature:
```

ot. No	Page No.
#1200 a=1150;	
1200 a = 1 b);	
=1200 a=1'b1;	
#1200 a=1'bo;	
end	
# 2000 \$ finish;	
endmodule	
PISO	1
module PISO (CIK, rst, a, 2).	
input clk, rst;	
Input (3:0) 9)	
•	
reg [3:0] temp]	
always @ (posedge clk, posedge rst) &	
beein	
if (8st == 1'b1)	
begin	
q < = 1'b0j	
temp <= a;	
end	
else	
besin	
q < = temp[0]; temp <= temp>> 1'b1;	
end	
end	
endmodule	
Teacher's Signature :	

Date

module PISA_TB;

wire q;

reg [3:0] a;

reg clk, rst;
PISO PI (clk, rst, a, q);

initial

CIK = 1/b1;

always #100 clk = wclk;

Initial begin

a = 4'blio1; rst=1'b1;

300 rst=1'boj

#1 200 rst= 1'b1;

200 rsf = 1'bo; end

Initial

1000 \$finish

endmodule

PIPO

module PIPO (clk, rst, a, g);

input (1k, rst; input [3:0]a;

output reg [3:0]q; always @(posedge clk).

begin

if (ost = 1'b1)

9 <= 4'6 6000;

else 9<a;

Teacher's Signature:_

```
end
 endmodule
module PIPO-TB;
wire [3:0]q;
reg (1k, 7st;
reg (3:0) a;
PIPO PI (Clk, 7st, 19,9);
  Initial
    Clk=1'b1;
   always #100 dk = wclk;
    Initial begin

a=4'blist; 8st=1'b1;
     #1200 8st= 1160;
     #1 200 a = 4 1 61000.
     # 200 YSt = 1'b1;
# 200 YSt = 1'b0;
       end
      initial
      # 2000 $ finish;
    endmodule
```

Teacher's Signature: -

```
FSM
module from melay - 101 (clk, xst, In, out);
 input Cle, ast, in;
  output reg out;
  reg [1:0] pre-state, next - state;
  always a (posedge clk)
   if (sst) // if in reset condition
    pre-state <= 21600;
   clse
    pre_state <= next_state;
   always @ (posedge clk orin
    begin
    case ({ pre-state, in })
     3'6000; begin
                   next_state <= 2'boo.
                   out <= 1'bo;
                   end
     3'6001
               : begin
                  next-state <= 2'bol;
                  out <= 1160,
     2/6010
               i begin
                  next_state <= 2 610;
                  out <= 1 '60;
                  end
    3/6011
                 begin
                 next-state <= 2 bol;
                  out <= 1'bo,
                  end
                                Teacher's Signature: _
```