# **SPARSH PATWA**

Sunnyvale, CA 94086 | Phone: 408-829-0096 | Email: <u>patwa.sparsh@gmail.com</u> LinkedIn: <u>/SparshPatwa</u> | GitHub: <u>/SparshPatwa</u> | Portfolio: <u>/SparshPatwa</u>

Full-stack developer leveraging my hardware engineering background to bring a unique perspective to full stack development.

#### **Technical Skills**

### Languages

HTML, JavaScript, CSS, JQuery, SQL, Python, Perl, C, Shell, TCL.

#### **Tools and Libraries**

GIT, SVN, VSCode, MySQL, IndexedDB, PWA, Heroku, Local/Session Storage, MERN Stack — MongoDB, Express, REACT, NodeJS.

### **Projects**

# Dory Q&A | GitHub | Deployed Application.

Summary: A Q&A application deployed using full-stack technologies.

Role: Full stack engineer.

Technologies: React, JavaScript, ChakraUI, GraphQL, MongoDB, Mongoose, NodeJS, Apollo Server Express, Express, Json Web Token, Nodemon.

# *Health TrackIt* | GitHub | Deployed Application.

Summary: A hike planner application deployed using front-end technologies.

Role: Back end engineer.

Technologies: Handlebars, CSS, Javascript, Bootstrap, High Charts, Express, Sequelize, Bcrypt, Express, Connect-Session-Sequelize, JawsDB, MySQL, POSTMAN.

### *Hike Finder* | GitHub | Deployed Application.

Summary: A health tracking focused application deployed using full-stack technologies.

Role: Front end engineer.

Technologies: HTML, CSS, JavaScript, Materialize, Google Geocode/Places/Maps APIs.

#### Experience

Hardware Engineer, Google, Mountain View, CA.

# Google Silicon, Devices & Services.

April 2019 – Present

- Silicon bringup, debug and functional/electrical validation of custom ARM64 system-on-chips and inference accelerators.
- Technical lead for high speed SerDes interfaces and memory responsible for all post-silicon activities.
- Automation infrastructure development in Python.

# Hardware Engineer, Marvell/Cavium/Broadcom, Santa Clara, CA.

# ARM Server Processors, Data Center Processor Group — ThunderX.

December 2013 - March 2019

(Marvell Semiconductors completed the acquisition of Cavium in July 2018)

- Post silicon memory controller and high speed Series interface electrical characterization.
- Post silicon debug/triage at Firmware, RTL and System levels.
- Automation infrastructure development in Perl/Python.

#### **Education**

San Jose State University, San Jose

MS Electrical Engineering, Charles W. Davidson College of Engineering University of Mumbai, India

Bachelor of Engineering (Equivalent to B.S) in Electronics Engineering

GPA - 3.55

Jan 2012 – December 2013 July 2007 - June 2011