# DM54LS373/DM74LS373, DM54LS374/DM74LS374 **TRI-STATE® Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops**

## **General Description**


These 8-bit registers feature totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. (Continued)

#### **Features**

- Choice of 8 latches or 8 D-type flip-flops in a single package
- TRI-STATE bus-driving outputs ■ Full parallel-access for loading
- Buffered control inputs
- P-N-P inputs reduce D-C loading on data lines


## **Connection Diagrams**

#### **Dual-In-Line Packages**



**Order Number** DM54LS373J, DM54LS373W, DM74LS373N or DM74LS373WM See NS Package Number J20A, M20B, N20A or W20A

TL/F/6431-1



**Order Number** DM54LS374J, DM54LS374W, DM74LS374WM or DM74LS374N See NS Package Number J20A, M20B, N20A or W20A

TL/F/6431-2

TRI-STATE® is a registered trademark of National Semiconductor Corp.

## General Description (Continued)

The eight latches of the DM54/74LS373 are transparent Dtype latches meaning that while the enable (G) is high the Q outputs will follow the data (D) inputs. When the enable is taken low the output will be latched at the level of the data that was set up.

The eight flip-flops of the DM54/74LS374 are edge-triggered D-type flip flops. On the positive transition of the clock, the Q outputs will be set to the logic states that were set up at the D inputs.

A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches or flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are off.

#### **Function Tables**

#### DM54/74LS373

Output Control	Enable G	D	Output
L	Н	Н	Н
L	Н	L	L
L	L	X	$Q_0$
Н	X	X	Z

#### DM54/74LS374


Output Control	Clock	D	Output
L	1	Н	Н
L	1 ↑	L	L
L	L	Х	$Q_0$
Н	X	Х	Z

 $\begin{array}{ll} H=\mbox{ High Level (Steady State), L} =\mbox{ Low Level (Steady State), X} =\mbox{ Don't Care} \\ \uparrow =\mbox{ Transition from low-to-high level, Z} =\mbox{ High Impedance State} \\ Q_0 =\mbox{ The level of the output before steady-state input conditions were established.} \end{array}$ 

## **Logic Diagrams**


## DM54/74LS373

#### **Transparent Latches**



#### DM54/74LS374

#### Positive-Edge-Triggered Flip-Flops



TL/F/6431-4

TI /F/6431-3

### **Absolute Maximum Ratings** (See Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage 7V Storage Temperature Range  $-65^{\circ}$ C to  $+150^{\circ}$ C Operating Free Air Temperature Range DM54LS -55°C to +125°C DM74LS

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## **Recommended Operating Conditions**

Symbol	Parameter		DM54LS373				Units		
Cymbol			Min	Nom	Max	Min	Nom	Max	Omto
V <sub>CC</sub>	Supply Voltage	Supply Voltage		5	5.5	4.75	5	5.25	V
V <sub>IH</sub>	High Level Input V	otage/	2			2			V
V <sub>IL</sub>	Low Level Input Voltage				0.7			0.8	V
I <sub>OH</sub>	High Level Output Current				-1			-2.6	mA
l <sub>OL</sub>	Low Level Output	Current			12			24	mA
t <sub>W</sub>	Pulse Width	Enable High	15			15			ns
	(Note 2)	Enable Low	15			15			113
t <sub>SU</sub>	Data Setup Time (Notes 1 & 2)		5↓			5↓			ns
t <sub>H</sub>	Data Hold Time (Notes 1 & 2)		20 ↓			20 ↓			ns
T <sub>A</sub>	Free Air Operatin	g Temperature	-55		125	0		70	°C

 $0^{\circ}$ C to  $+70^{\circ}$ C

Note 1: The symbol (  $\downarrow$  ) indicates the falling edge of the clock pulse is used for reference. Note 2:  $T_A = 25^{\circ}C$  and  $V_{CC} = 5V$ .

## 'LS373 Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	V
V <sub>OH</sub>	High Level Output Voltage	V <sub>CC</sub> = Min I <sub>OH</sub> = Max	DM54	2.4	3.4		v
		V <sub>IL</sub> = Max V <sub>IH</sub> = Min	DM74	2.4	3.1		•
V <sub>OL</sub>	Low Level Output Voltage	V <sub>CC</sub> = Min I <sub>OL</sub> = Max	DM54		0.25	0.4	
		V <sub>IL</sub> = Max V <sub>IH</sub> = Min	DM74		0.35	0.5	V
		$I_{OL} = 12 \text{ mA}$ $V_{CC} = \text{Min}$	DM74			0.4	
II	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$				0.1	mA
I <sub>IH</sub>	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
I <sub>IL</sub>	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA
lozh	Off-State Output Current with High Level Output Voltage Applied	$V_{CC} = Max, V_O = 2.7V$ $V_{IH} = Min, V_{IL} = Max$				20	μΑ
l <sub>OZL</sub>	Off-State Output Current with Low Level Output Voltage Applied	$V_{CC} = Max, V_O = 0.4V$ $V_{IH} = Min, V_{IL} = Max$				-20	μΑ
los	Short Circuit	V <sub>CC</sub> = Max	DM54	-20		-100	mA
	Output Current	(Note 2)	DM74	-50		-225	
Icc	Supply Current	$V_{CC} = Max, OC = 4.5V,$ $D_n$ , Enable = GND			24	40	mA

# 'LS373 Switching Characteristics at $V_{CC}=5V$ and $T_A=25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

		From						
Symbol	Parameter	(Input) To	C <sub>L</sub> =	45 pF	C <sub>L</sub> =	$C_L = 150  pF$		
		(Output)	Min	Max	Min	Max		
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Data to Q		18		26	ns	
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Data to Q		18		27	ns	
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Enable to Q		30		38	ns	
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Enable to Q		30		36	ns	
t <sub>PZH</sub>	Output Enable Time to High Level Output	Output Control to Any Q		28		36	ns	
t <sub>PZL</sub>	Output Enable Time to Low Level Output	Output Control to Any Q		36		50	ns	
t <sub>PHZ</sub>	Output Disable Time from High Level Output (Note 3)	Output Control to Any Q		20			ns	
t <sub>PLZ</sub>	Output Disable Time from Low Level Output (Note 3)	Output Control to Any Q		25			ns	

Note 1: All typicals are at  $V_{CC}=5V,\,T_A=25^{\circ}C.$ 

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3:  $C_L = 5 pF$ .

## **Recommended Operating Conditions**

Symbol	Parameter		DM54LS374			I	Units		
Cymbol			Min	Nom	Max	Min	Nom	Max	Office
V <sub>CC</sub>	Supply Voltage	Supply Voltage		5	5.5	4.75	5	5.25	V
V <sub>IH</sub>	High Level Input Voltage		2			2			V
V <sub>IL</sub>	Low Level Input Voltage				0.7			0.8	V
Іон	High Level Output Current				-1			-2.6	mA
loL	Low Level Output Current				12			24	mA
t <sub>W</sub>	Pulse Width	Clock High	15			15			ns
	(Note 4)	Clock Low	15			15			113
t <sub>SU</sub>	Data Setup Time (Notes 1 & 4)		20 ↑			20 ↑			ns
t <sub>H</sub>	Data Hold Time (Notes 1 & 4)		1 ↑			1 ↑			ns
T <sub>A</sub>	Free Air Operating Temper	ature	-55		125	0		70	°C

Note 1: The symbol ( $\uparrow$ ) indicates the rising edge of the clock pulse is used for reference.

Note 4:  $T_A = 25^{\circ}C$  and  $V_{CC} = 5V$ .

## 'LS374 Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	V
V <sub>OH</sub>	High Level Output Voltage	V <sub>CC</sub> = Min	DM54	2.4	3.4		
		$ \begin{aligned} & I_{OH} = Max \\ & V_{IL} = Max \\ & V_{IH} = Min \end{aligned} $	DM74	2.4	3.1		V
V <sub>OL</sub>	Low Level Output Voltage	V <sub>CC</sub> = Min	DM54		0.25	0.4	
		$I_{OL} = Max$ $V_{IL} = Max$	DM74		0.35	0.5	.,
		V <sub>IH</sub> = Min					V
		$I_{OL} = 12 \text{ mA}$ $V_{CC} = \text{Min}$	DM74		0.25	0.4	
l <sub>l</sub>	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$				0.1	mA
I <sub>IH</sub>	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
I <sub>IL</sub>	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA
lozh	Off-State Output Current with High Level Output Voltage Applied	$V_{CC} = Max, V_O = 2.7V$ $V_{IH} = Min, V_{IL} = Max$				20	μΑ
l <sub>OZL</sub>	Off-State Output Current with Low Level Output Voltage Applied	$V_{CC} = Max, V_O = 0.4V$ $V_{IH} = Min, V_{IL} = Max$				-20	μΑ
los	Short Circuit	V <sub>CC</sub> = Max	DM54	-50		-225	mA
	Output Current (Note 2)	DM74	-50		-225		
Icc	Supply Current	$V_{CC} = Max, D_n = GND, OC = 4.5V$			27	45	mA

## 'LS374 Switching Characteristics at $V_{CC}=5V$ and $T_A=25^{\circ}C$


(See Section 1 for Test Waveforms and Output Load)

			$667\Omega$	<b>67</b> Ω			
Symbol	Parameter	C <sub>L</sub> =	= 45 pF	C <sub>L</sub> =	Units		
		Min	Max	Min	Max		
f <sub>MAX</sub>	Maximum Clock Frequency	35		20		MHz	
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output		28		32	ns	
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output		28		38	ns	
t <sub>PZH</sub>	Output Enable Time to High Level Output		28		44	ns	
t <sub>PZL</sub>	Output Enable Time to Low Level Output		28		44	ns	
t <sub>PHZ</sub>	Output Disable Time from High Level Output (Note 3)		20			ns	
t <sub>PLZ</sub>	Output Disable Time from Low Level Output (Note 3)		25			ns	

Note 1: All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .


Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.


Note 3:  $C_L = 5 pF$ .



20-Lead Ceramic Dual-In-Line Package (J) Order Number DM54LS373J or DM54LS374J NS Package Number J20A


J20A (REV M)





20-Lead Molded Dual-In-Line Package (N) Order Number DM74LS373N and DM74LS374N NS Package Number N20A

## Physical Dimensions inches (millimeters) (Continued)



Order Number DM54LS373W or DM54LS374W NS Package Number W20A

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor** 

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

**National Semiconductor** 

Europe Fax: (+49) 0-180-530 85 86 Fax: (+49) 0-180-530 85 86 Email: cnjwge@tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 35 Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon

Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408